Analog Bits' Half Power SERDES Demonstrated at DesignCon
16nm IP Supporting PCIe Gen4, HMC and SAS
Santa Clara, CA, January 20, 2016 – Come and see Analog Bits’ (www.analogbits.com) new half power SERDES IP in the Keysight Technologies booth [#725] at DesignCon 2016. The use of SERDES has been growing dramatically both in terms of number of chips and number of lanes-per-chip. This growth is calling to attention the impact SERDES IP can have on power, size and even chip layout. Analog Bits has revolutionized SERDES IP by cutting the power in half while also supporting multiple standards such as PCIe Gen 4, HMC and SAS while allowing the most flexibility on die placement. Together with electrical compliance testing solutions from Keysight Technologies, customers can implement new chip designs with lower power and higher confidence.
WHAT: Analog Bits’ 16nm half power SERDES IP products
- Passing JTOL tests using Keysight’s latest J-BERT at 16Gbps with less than 750fs RMS jitter
- Multiprotocol including PCIe Gen 3/4, HMC 2.0, 10G-KR.
- Small die size impact
- Location on any die side
WHEN: DesignCon 2016, Expo - January 20-21, 2016
WHERE: Keysight Technologies booth #725
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, CA 95054
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- 12-bit, 8 GSPS High Performance Swift™ DAC in 16nm CMOS
- 12-bit, 8 GSPS High Performance Swift™ ADC in 16nm CMOS
- 12G Ethernet PHY in TSMC (28nm, 16nm, 12nm)
- 32G PHY in TSMC (16nm, 12nm, N7, N6, N5, N5A, N3E. N3P)
- 28G LR Ethernet PHY in TSMC (16nm, N7, N6)
Related News
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Half-Power SERDES at TSMC's San Jose Technology Symposium
- Credo Demonstrates 112G PAM4 SR, 56G PAM4 LR, and 56G NRZ SerDes Technology at DesignCon
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations