Altera Ships Production-Qualified Stratix II GX FPGAs
San Jose, Calif., Dec. 13, 2006—Altera Corporation (NASDAQ:ALTR) today announced that it has begun shipping its production-qualified Stratix® II GX FPGAs. The high-density Stratix II GX family provides up to 20 low-power transceivers operating between 600 Mbps and 6.375 Gbps with an unprecedented 127 Gbps of aggregate serial link connectivity. Customers are now using Stratix II GX FPGAs to design and manufacture multi-gigabit-interconnected systems that meet or exceed their performance and signal integrity specifications. Additionally, with the release of the EP2SGX30 and EP2SGX60 devices, Altera has completed the rollout of all Stratix II GX family members.
"The 90-nm Stratix II GX devices provide customers with industry-leading technology advantages, including the lowest-power transceiver of its type. Additionally, Stratix II GX FPGAs demonstrate such excellent signal integrity performance that the devices pass stringent SONET OC48 and STM16 optical jitter tests with margin, while the core of the FPGA and I/O toggle at a high rate," said David Greenfield, Altera’s senior director of product marketing for high-end FPGAs. "We are now shipping production-qualified transceiver-based FPGAs with a full set of characterization data that addresses the most popular protocols and link speeds in the market."
As a result of having the industry’s lowest power consumption, best signal integrity and errata-free transceiver operation up to its highest documented speed, Stratix II GX devices have been integrated into a wide variety of applications. Many of these customer systems are now transitioning to production, including high-speed backplane and cabling interfaces, chip-to-chip interconnects, and protocol-bridging applications, including, but not limited to, such protocols as PCI Express, CEI-6G, serial digital interface (SDI), Gigabit Ethernet, Serial RapidIOTM (SRIO), XAUI, SerialLite II, Fibre Channel and SONET/SDH. See how at www.altera.com/stratix2gxquotes.
"Altera’s smooth rollout and reliable delivery of Stratix II GX FPGAs allows us to meet a very aggressive production schedule for our F-35 Lightning II Joint Strike Fighter display program," said Keith Murray, research and development manager for SEOS. "Designing with Stratix II GX devices enables us to realize high-performance digital image processing and a high-bandwidth x4 PCI Express interface, resulting in the highest degree of realism and visual detail for our customer."
Designers are using the Stratix II GX FPGA comprehensive system solution to ease development of high-speed serial applications. The system solution includes Altera® Quartus® II development software; best-in-class signal integrity, power distribution and power estimation tools; intellectual property (IP) cores; system models from Altera, Cadence Design Systems, Inc., and Mentor Graphics®; reference designs; and supporting collateral. By utilizing this ecosystem, customers can complete their designs in the shortest amount of time and help decrease the cost and risk associated with the challenges of high-speed system integration.
For more information about Stratix II GX devices, visit www.altera.com/stratix2gx.
About AlteraAltera’s programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- Axon Pioneers Next Generation of Triple-Rate SDI Video Processing Systems With Stratix II GX FPGAs
- Altera Provides 50-Gbps SFI-5 Interface on Stratix II GX FPGAs
- PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX
- Harris Corporation Selects Altera Stratix II GX FPGAs for Platinum Line of Routing Switchers
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP