Altera Provides 50-Gbps SFI-5 Interface on Stratix II GX FPGAs
Offers a High-Speed Interface to Physical Layer Devices
San Jose, Calif. -- January 23, 2008 -- Altera Corporation today announced SERDES Framer Interface Level 5 (SFI-5) standard support in its Stratix® II GX FPGAs with embedded transceivers, providing a 40- to 50-Gbps interface for high-performance optical communications applications. The SFI-5 specification is a chip-to-chip standard that ensures interoperability between forward-error correction (FEC) and the framer, as well as from industry-leading optical transponder devices. Hardware tested to verify compliance to the SFI-5 standard, Stratix II GX FPGAs feature up to 20 high-speed serial transceiver channels that can operate at data rates between 600 Mbps and 6.375 Gbps, easily satisfying SFI-5 interface requirements.
The SFI-5 Optical Internetworking Forum (OIF) specification was developed to provide an interface between the network processing devices and the optical transponder to enable higher bandwidths. The SFI-5 standard addresses network transport formats including OC-768, STM256, and OTN OTU-3. In addition to supporting the SFI-5 standard, Altera® Stratix II GX FPGAs are designed to deliver an extensive set of optical and electrical protocols with low power and industry-leading signal integrity, making them an ideal solution for use in all high-speed designs.
“The SFI-5 standard, as implemented in our Stratix II GX FPGAs, is being adopted rapidly by high-performance optical communications systems,” said David Greenfield, senior director of product marketing, high-end products, at Altera Corporation. “For designers developing next-generation wireline communications applications, our Stratix II GX FPGAs easily exceed the demanding SFI-5 signal integrity and skew requirements with ample margin.”
About Stratix II GX FPGAs
Featuring up to 20 transceiver channels operating from 600 Mbps to 6.375 Gbps, Altera’s Stratix II GX FPGAs offer a high-performance, high-density solution to applications that require multi-gigabit serial I/O. Altera’s transceiver technology provides robust noise immunity and industry-leading jitter performance, while maintaining the lowest power consumption. Stratix II GX devices offer a complete solution supporting many serial protocols, including SerialLite II, XAUI, SONET/SDH, Gigabit Ethernet, Fibre Channel, Serial RapidIO®, PCI Express, SMPTE 292M and SFI-5.
Production-qualified Stratix II GX FPGAs, with support for the SFI-5 protocol, are available now. For additional information about Stratix II GX FPGA SFI-5 protocol support, visit www.altera.com/sfi5. For general information about Altera Stratix II GX FPGAs, visit www.altera.com/stratix2gx.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Axon Pioneers Next Generation of Triple-Rate SDI Video Processing Systems With Stratix II GX FPGAs
- PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX
- Harris Corporation Selects Altera Stratix II GX FPGAs for Platinum Line of Routing Switchers
- Altera Announces Stratix IV GT and Arria II GX FPGAs: Expands Industry's Broadest Integrated Transceiver Portfolio
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack