AI to Spur Uptick in ASIC Design Starts
Dylan McGrath, EETimes
11/17/2017 00:01 AM EST
SAN FRANCISCO — Design starts for artificial intelligence (AI) voice-activated device ASICs will be increasing at a compound annual rate approaching 20 percent by 2021, nearly twice the 10.1 percent CAGR of all ASIC design starts between 2016 and 2021, according to a new report by Semico Research.
With the surge in popularity of voice-activated digital assistants such as Amazon Echo and Google Home, plus the general frenzy of work being done around AI, both startups and established companies are pushing hard to develop silicon to add voice activated capabilities and other AI features to products, especially in the consumer arena.
According to Rich Wawrzyniak, senior analyst for ASIC/SoC research at Semico, AI in the form of pattern recognition, voice recognition and language translation will find its way into almost every device and application that has a processor, DSP or FPGA and some level of computational resources in coming years.
To read the full article, click here
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- Cadence to Acquire Hexagon’s Design & Engineering Business, Accelerating Expansion in Physical AI and System Design and Analysis
- Omni Design Technologies Secures over $35 Million in Series A Funding to Advance Its Leadership in Wideband Signal Processing™ for the AI Data Revolution
- Robust AI Demand Drives 6% QoQ Growth in Revenue for Top 10 Global IC Design Companies in 1Q25
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
Latest News
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs
- VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP