AI Comes to ASICs in Data Centers
eSilicon helped Nervana design its first-gen AI ASIC
Junko Yoshida
6/6/2018 04:01 PM EDT
MADISON, Wis. — Three years ago, when AI chip startup Nervana ventured into the uncharted territory of designing custom AI accelerators, the company’s move was less perilous than it might have been, thanks to an ASIC expert that Nervana — now owned by Intel — sought for help.
That ASIC expert was eSilicon.
Two industry sources independently told EE Times that eSilicon worked on Nervana’s AI ASIC and delivered it to Intel after the startup was sold. eSilicon, however, declined to comment on its customer.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- SiFive’s New RISC-V IP Combines Scalar, Vector and Matrix Compute to Accelerate AI from the Far Edge IoT to the Data Center
- Cadence Expands Digital Twin Platform Library with NVIDIA DGX SuperPOD Model to Accelerate AI Data Center Deployment and Operations
- SCALINX new ASIC design center in SOPHIA-ANTIPOLIS, France
- Rianta Releases 800G MACsec ASIC/SoC IP Core for Next-Gen Data Center and 5G Backhaul Applications
Latest News
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
- Aura Semiconductor Announces Vcore Power Technology Transaction with onsemi
- GUC Launches Next - Generation 2.5D/3D APT Platform Leveraging TSMC’s Latest 3DFabric® and Advanced Process Technologies
- GlobalFoundries and Egis Partner to Develop Next-Generation Smart Sensing Technology for Mobile and IoT Applications