Agile Analog brings analog IP to RISC-V International
By Jean-Pierre Joosting, eeNews Embedded (July 20, 2021)
As a strategic member, Agile Analog expects to widen access to its application- and process-optimised analog IP for smart and IoT devices.
Agile Analog, a supplier of highly configurable process node-agnostic analog IP building blocks, has been accepted as a strategic member by RISC-V International, the non-profit organisation which maintains RISC-V as a free and open processor instruction set architecture (ISA).
Increasing numbers of OEMs and manufacturers of SoCs and ASICs are choosing to base complex chip designs on the RISC-V architecture, as its open licence business model enables them to develop chip designs faster and to enjoy greater design flexibility than is possible when using proprietary processor architectures.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- Agile Analog announces deal with tier 1 US customer for agileSecure anti-tamper IP on TSMC N4P
- Agile Analog Names In-Q-Tel as Newest Investor, Demonstrating Endorsement in Company's disruptive analog IP offering
- Analog IP supplier Agile Analog builds footprint in Asia-Pacific with new sales and engineering operation based in Taiwan
- RISC-V startup recruits former Agile Analog CEO Ramsdale
Latest News
- Nuclei Announces Strategic Global Expansion to Accelerate RISC-V Adoption in 2026
- Semidynamics Unveils 3nm AI Inference Silicon and Full-Stack Systems
- Andes Technology Launches RISC-V Now! — A Global Conference Series Focused on Commercial, Production-Scale RISC-V
- Rambus Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- IntoPIX And Cobalt Digital Enable Scalable, Low-Latency IPMX Video With JPEG XS TDC At ISE 2026