SiliconBlue 65-nm FPGAs run on microamps
Peter Clarke, EE Times
(03/07/2008 11:42 AM EST)
(03/07/2008 11:42 AM EST)
LONDON — SiliconBlue Technologies Corp. (Sunnyvale Calif.) is offering a family of low-power FPGAs implemented on a 65-nm CMOS manufacturing process. The FPGAs, which carry their own non-volatile memory on-chip for holding configuration data, come in small ball grid array packages and are intended for use in mobile phones and other handheld devices.
The company was founded by Kapil Shankar, CEO, a 20-year veteran of the programmable logic industry, and Antti Kokkinen, a partner and cofounder of venture capital firm BlueRun Ventures (Menlo Park, Calif.).
To read the full article, click here
Related Semiconductor IP
- SPMI Host and Device IP
- Parallel Processing Unit
- High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
- ULL PCIe DMA Controller
- Bluetooth Dual Mode v6.0 Protocol Software Stack and Profiles IP
Related News
- Dolphin Integration measures 15% area reduction on 65 nm logic circuit with its 6-Track standard cell library
- Texas Instruments and Continental collaborate to deliver first 65 nm safety ARM Cortex microcontroller used in advanced automotive safety applications
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- AMI Semiconductor Expands Digital IP Library with the Addition of 65 Inventra Cores
Latest News
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale
- Flow Reaches Milestone: PPU Achieves End-to-End CPU Operations in Alpha Testing