SiliconBlue 65-nm FPGAs run on microamps
Peter Clarke, EE Times
(03/07/2008 11:42 AM EST)
(03/07/2008 11:42 AM EST)
LONDON — SiliconBlue Technologies Corp. (Sunnyvale Calif.) is offering a family of low-power FPGAs implemented on a 65-nm CMOS manufacturing process. The FPGAs, which carry their own non-volatile memory on-chip for holding configuration data, come in small ball grid array packages and are intended for use in mobile phones and other handheld devices.
The company was founded by Kapil Shankar, CEO, a 20-year veteran of the programmable logic industry, and Antti Kokkinen, a partner and cofounder of venture capital firm BlueRun Ventures (Menlo Park, Calif.).
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Dolphin Integration measures 15% area reduction on 65 nm logic circuit with its 6-Track standard cell library
- Texas Instruments and Continental collaborate to deliver first 65 nm safety ARM Cortex microcontroller used in advanced automotive safety applications
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- AMI Semiconductor Expands Digital IP Library with the Addition of 65 Inventra Cores
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack