3-D Stacking Reaches New Heights : Tachyon Semiconductor Creates Four-Wafer Stack
Naperville, IL - February 7, 2003 - The semiconductor industry has reached a new milestone with the creation of a 3-D silicon structure built of four silicon wafers. Tachyon Semiconductor Corporation, which created the four-wafer stack in August of 2002, believes it to be the very first multi-wafer stack ever achieved. Previous stacking announcements (by Tachyon and others) have described the bonding of only two silicon wafers.
Wafer stacking is of great interest to semiconductor manufacturers, who hope to build fast, dense multi-layer devices by using wafer stacks. In addition to speed and density, 3-D silicon devices promise lower power consumption and higher optimization than 2-D chips.
The ground-breaking four-wafer stack was created to test stress management parameters, the integrity of multiple interfaces, the results of ultra-thinning, and the mechanical dicing process that will cut wafer stacks into stacked chips. Variable bonding surfaces were incorporated in order to investigate several engineering issues, and voids were deliberately introduced to test a non-destructive void detection and calibration technique. The results of the tests, Tachyon says, amply confirmed the viability of their stacking process and demonstrated the potential to incorporate virtually any number of layers.
Tachyon's unique stacking process uses copper-to-copper thermal diffusion to bond standard silicon wafers without introducing any adhesives or dielectric materials. After the first two wafers are bonded, the top wafer is thinned to 5 microns; additional wafers are bonded and thinned in turn. The extreme thinning facilitates through-wafer electrical connections and heat dissipation; it also ensures that future multi-layer devices will fit into standard packaging.
Tachyon Semiconductor Corporation is a privately held fabless semiconductor and engineering design services company that has developed significant intellectual property concerning stacked memory and stacked SOC (System-On-a-Chip) integrated circuits. To learn more about Tachyon's technology, visit www.tachyonsemi.com on the World Wide Web.
# # #
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related News
- Wafer Stacking Technology Promises Faster, Denser System-On-a-Chip (SOC)
- Silicon Wafer Shipments Drop to Lowest Level Since Fourth Quarter of 2017
- Silicon Wafer Area Shipments Fall for Fourth Consecutive Quarter
- Arteris Revolutionizes Semiconductor Design with FlexGen – Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
Latest News
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- Intel Financial Risks, Layoffs, Foundry Ambitions
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- China Takes the Lead in RF Front-End Patent Activity: RadRock and Others Surge Behind Murata
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®