Symmetric Encryption IP

Welcome to the ultimate Symmetric Encryption IP hub! Explore our vast directory of Symmetric Encryption IP
All offers in Symmetric Encryption IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 164 Symmetric Encryption IP from 48 vendors (1 - 10)
  • 800G/400G/200G/100G AES Encryption Core
    • The 800G/400G/200G/100G AES Encryption Core is a high performance—yet low footprint—AES engine for 800/400/200/100 Gbps applications.
    Block Diagram -- 800G/400G/200G/100G AES Encryption Core
  • 100G AES Encryption Core
    • The 100G AES Encryption Core is a high performance—yet low footprint—AES engine for 100 Gbps applications.
    • Typical applications are providing bulk encryption for 100GE, LO ODUCn and OTU4.
    Block Diagram -- 100G AES Encryption Core
  • 50G/40G/25G/10G AES Encryption Core
    • The 10G/25G/40G/50G AES Encryption Core is a high performance—yet low footprint—AES engine for 10 Gbps to 50 Gbps applications.
    • Typical applications include providing bulk encryption for 25GE, 10GE, OTU3, OTU2 and OTU2e as well as legacy SONET/SDH OC192/STM-64 environments.
    Block Diagram -- 50G/40G/25G/10G AES Encryption Core
  • Sub-2.5G AES Encryption Core
    • The sub-2.5G AES Encryption Core is a special low footprint and low-power implementation of AES engine for application requiring less than 2.5G/s.
    • Because of its tiny footprint and low power, it works exceptionally well in system utilizing Gigabit Ethernet, fiber channel, custom linkage using RSlink/ethernet, GFP, dedicated VPN links, OTU1 and SONET/SDH OC48/12/3 and STM-16/4/1 environment.
    Block Diagram -- Sub-2.5G AES Encryption Core
  • AES core
    • Implemented according to the FIPS 197 documentation.
    • Also available in CBC, CFB and OFB modes.
    • Key size of 128, 192 and 256 bits.
    • Both encryption and decryption supported.
    Block Diagram -- AES core
  • Triple DES core
    • Implemented according to the X9.52 standard
    • Implementation based on NIST certified DES core
    • Also available in CBC, CFB and OFB modes.
    • 112 or 168 bits keys supported.
    Block Diagram -- Triple DES core
  • SNOW3G Stream Cipher Core
    • The Helion SNOW3G core efficiently implements the stream cipher used as the basis for the UEA2 confidentiality algorithm and UIA2 integrity algorithm which provide data security within the 3GPP UMTS and LTE mobile communication standards.
    • The core also fully supports the 128-EEA1 confidentiality and 128-EIA1 integrity algorithms which were introduced in 3GPP Specification Release 8, and which are identical to UEA2 and UIA2 respectively.
    Block Diagram -- SNOW3G Stream Cipher Core
  • AES-XTS IP core
    • The Helion Fast AES XTS core implements the AES “XEX-based Tweaked Codebook with Ciphertext Stealing” cipher mode (abbreviated to XTS) specified by NIST SP800-38E and in IEEE 1619 to provide Narrow-Block Encryption as part of its Standard for Cryptographic Protection of Data on Block-Oriented Storage Devices.
    • XTS is also specified in IEEE 1619.1 for use in tape storage applications. In addition, some versions optionally implement the AES Cipher Block Chaining (AES-CBC) mode of operation which is sometimes used in legacy storage applications.
    Block Diagram -- AES-XTS IP core
  • 3GPP KASUMI f8 and f9 cores
    • The Helion 3GPP KASUMI cores perform the f8 confidentiality and f9 integrity algorithms required to provide data security within the GSM/EDGE and UMTS mobile communication standards.
    • Both algorithms are based on the KASUMI 64-bit block cipher which uses a 128-bit key. The KASUMI algorithm was designed by the Security Algorithms Group of Experts (SAGE) within ETSI, and is an optimised version of the MISTY1 block cipher originally developed by Mitsubushi Electric Corporation of Japan. Within ETSI, the f8 and f9 algorithms are now known as UEA1 and UIA1 respectively.
    Block Diagram -- 3GPP KASUMI f8 and f9 cores
  • G.9961 AES-CCM Frame Encryption Core
    • The Helion G.9961 AES-CCM (“AES-G.hn”) core is designed to sit near the top of the LLC sublayer and provide the security functionality described in Section 9.1 of ITU-T G.9961.
    • The core integrates all of the underlying functions required to implement AES in CCM mode for G.9961 including nonce and header formation, round-key expansion, counter management, block chaining, final block masking, and tag appending and checking features.
    • The only external logic required is to insert the CCMP header field for frames that are to be encrypted.
    Block Diagram -- G.9961 AES-CCM Frame Encryption Core
×
Semiconductor IP