AES IP

All offers in AES IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 119 AES IP from 40 vendors (1 - 10)
  • Advanced Encryption Standard Module
    • AMBA APB3 bus
    • Encryption and decryption
    • ECB mode
    • Programmable key length
    Block Diagram -- Advanced Encryption Standard Module
  • Advanced Encryption Standard Module
    • AMBA AXI4-Lite bus
    • Encryption and decryption
    • ECB mode
    • Programmable key length
    Block Diagram -- Advanced Encryption Standard Module
  • Programmable Advanced Encryption Standard Engine
    • Encrypts and decrypts using the AES Rijndael Block Cipher Algorithm
    • Satisfies Federal Information Processing Standard (FIPS) Publication 197 from the US National Institute of Standards and Technology (NIST)
    • Processes 128-bit data in 32-bit blocks
    • Employs user-programmable key size of 128, 192 or 256 bits
    Block Diagram -- Programmable Advanced Encryption Standard Engine
  • Advanced Encryption Standard Engine
    • Encrypts and decrypts using the AES Rijndael Block Cipher Algorithm
    • Satisfies Federal Information Processing Standard (FIPS) Publication 197 from the US National Institute of Standards and Technology (NIST)
    • Processes 128-bit data in 32-bit blocks
    • Employs user-programmable key size of 128, 192, or 256 bits
    Block Diagram -- Advanced Encryption Standard Engine
  • AHB AES with DMA
    • The Advanced Encryption Standard (AES) IP Core is a complete hardware implementation encryption/decryption algorithm described in the U.S. Government Federal Information Processing Standards Publication 197 (FIPS 197).
    • The AES IP Core implements the Rijndael algorithm which is a symmetric block cipher that can process 128-bit data blocks using 128, 192, or 256-bit cipher keys.
    Block Diagram -- AHB AES with DMA
  • AES Encryption & Decryption IP Core − Single Configurable Block Cipher Mode
    • Compliant, High-Performance and Standalone Operation
    • Trouble-Free Technology Map and Implementation
    Block Diagram -- AES Encryption & Decryption IP Core − Single Configurable Block Cipher Mode
  • AES Encryption & Decryption IP Core − Programmable Block Cipher Modes
    • The AES-P IP core implements the FIPS-197 Advanced Encryption Standard. It can be programmed to encrypt or decrypt 128-bit blocks of data, using 128-, 192-, or 256-bit cipher-key.
    • The Block Cipher mode of operation is run-time programmable to ECB, CBC, CFB, OFB, or CTR. The AES-P core is available in two variations, the standard AES32-P and the fast AES128-P.
    Block Diagram -- AES Encryption & Decryption IP Core − Programmable Block Cipher Modes
  • GCM-AES IP Core − Authenticated Encryption & Decryption
    • Advanced Encryption Standard (AES - FIPS PUB 197) and NIST SP800-38D for GCM/GMAC compliance
    • Run-time programmable encryption or decryption operation
    • Run-time programmable cipher-key size: 128-, 192-, 256-bit
    • Integrated Key Expansion module for automatic generation of the AES Round Key values
    • 96-bit GCM Initialization Vector
    Block Diagram -- GCM-AES IP Core − Authenticated Encryption & Decryption
  • High speed low latency AES-GCM pipeline, 100Gbps
    • The AES-IP-61 (EIP-61) is IP for accelerating AES-GCM based cryptographic solutions.
    • Designed for easy integration and very high performance the AES-IP-61 crypto accelerator provide a reliable and cost-effective embedded IP solution that is easy to integrate into high-speed processing pipelines.
    Block Diagram -- High speed low latency AES-GCM pipeline, 100Gbps
  • AES “All Modes” Accelerators
    • The AES-IP-39 (EIP-39) is IP for accelerating the AES symmetric cipher algorithm (FIPS-197), supporting all NIST modes including ECB, CBC, CTR, CFB, OFB, CCM, GCM, CBC-MAC, CMAC, XTS, F8, F9 modes of operation up to 6.4 Gbps @ 1GHz.
    • Designed for fast integration, low gate count and full transforms, the AES-IP-39 accelerator provides a reliable and cost-effective embedded IP solution that is easy to integrate into security modules needing versatile crypto.
    Block Diagram -- AES “All Modes” Accelerators
×
Semiconductor IP