turbo code IP
Filter
Compare
33
IP
from 12 vendors
(1
-
10)
-
High Performance Turbo Code
- Outstanding error correction performance - ideal for small/medium block sizes
- Block size: 4 bytes - 512 bytes (1-byte step)
-
3GPP UMTS LTE 3GPP2 cdma2000 1xEV-DV 1xEV-DO Turbo Decoder with Optional Viterbi Decoder
- Turbo Decoder
- Viterbi Decoder (Optional)
- Available as VHDL core for Xilinx FPGAs under SignOnce IP License. ASIC, Altera, Lattice and Microsemi cores available on request.
-
LTE turbo decoder
- Covers rate-matching, turbo decoding and CRC decoding
- Throughput level 75 to 300 Mbps
-
LTE Turbo decoder
- 8-bit precision for input LLR.
- 13-bit precision for internal calculations.
- Provides automatic normalization for internal calculations to avoid hardware overhead.
- Supports full 3GPP-LTE and UMTS block size range is supported.
-
DVB-RCS Turbo Decoder
- Compliant with ETSI 301 790 V1.4.1 (2005-09) (DVB-RCS)
- Support for all turbo code block lengths (12 to 216 bytes) and code rates (1/3 to 6/7) as defined by the standard
- Support for QPSK and 8-PSK interfacing
-
Industry reference DVB-RCS turbo decoder
- Full DVB-RCS coverage
- Custom block size / code rates available
- Three throughput levels available ("2X","4X" or "8X"), 40 to 120 Mbps at 5 iterations
- Advanced architecture - low complexity
-
TETRA-TEDS Turbo Decoder with Optional Viterbi Decoder
- Turbo Decoder
- Viterbi Decoder (Optional)
- Available as EDIF core and VHDL simulation core for Xilinx Virtex-II, Spartan-3, Virtex-4, Virtex-5, Virtex-6 and Spartan-6 FPGAs under SignOnce IP License. Actel, Altera and Lattice FPGA cores available on request.
- Available as VHDL core for ASICs
-
DVB-RCS and WiMAX Turbo Decoder with Optional Viterbi Decoder
- Turbo Decoder
- 8 state DVB-RCS and IEEE 802.16 WiMAX compatible
- Rate 1/3, 2/5, 1/2, 2/3, 3/4, 4/5, 5/6, 6/7, 7/8
- Automatic depuncturing
-
Soft-Decision FEC Integrated Block
- Function configurable between either:
- Peak throughput of the order:
-
High-Speed Turbo Product Code decoder
- Best use of FPGA for very high bitrate (up to 230 Mbps user bitrate at 4 iterations).
- Supports all modes of IEEE-802.16a TPCs
- Supports large block sizes (up to 65Kbits).
- Highly programmable