interconnect IO IP
Filter
Compare
190
IP
from 23 vendors
(1
-
10)
-
IO 3.3V LVDS Rx Automotive Grade 2 in GF (12nm)
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
-
IO 1.8V LVDS Rx in GF (12nm)
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
-
IO 3.3V LVDS Rx in GF (12nm)
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
-
IO 1.8V LVDS Automotive Grade 1 GF (22nm)
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
-
IO 1.8V LVDS in GF (22nm)
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
-
2-16Gbps Multi-Protocol IO Supporting BOW, OHBI and UCIe
- High Bandwidth Density and Data Rates
- Package Configurability
- Energy Efficiency
- Fully Integrated Solution
-
Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
- Ethernet/ARINC664P7 Switch with customizable number of ports up to 1 Gbps.
- Support IEEE 1588 PTPV2 as GrandMaster or User
- Safe & Secure Ethernet communication
- Multi-protocol : CAN, ARINC429, MIL-STD-1553, TSN
-
Physical Layer Interface Core
- Fully Compliant with Rapid Interconnect Specification Rev 1.1, 3/2001 prescribed by Rapid Trade Association.
- 32-bit standard Host/Link Interface.
- Full Duplex Independent Transmit and Receive Data Path.
- Dual Data Rate (DDR): 62.5-125 MHz.
-
A2B System Interconnect
- 8-bit through any power of 2 data width
- Any width for addresses
- Virtual and Physical addressing support
- Clock rate is implementation dependant
-
12G PHY, UMC 28HPCP x8, North/South (vertical) poly orientation
- Supports 1.25 to 16 Gbps data rates
- Supports PCI Express,IEEE 802.3, SGMII and QSGMII,SATA, CEI-6G and CEI-11G, Serial Rapid IO (SRIO), CPRI, OBSAI, JESD204B
- Supports x1 to x16 macro configurations