IP Catalog > USB 2.0 PHY Device Controller

USB 2.0 PHY Device Controller IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (188)
Compare 188 IP from 16 vendors (1 - 10)
  • USB 2.0 Device Controller version 4 with Active Clock Gating to save active power
    • Configuration options to maximize performance and minimize CPU interrupts
    • Flexible parameters enable easy integration into low and high-latency systems
    • Transfer- or transaction-based processing of USB data based on system requirements
    • Configurable data buffering options to fine-tune performance/ area trade-offs
    Block Diagram -- USB 2.0 Device Controller version 4 with Active Clock Gating to save active power
  • USB 2.0 Device Controller
    • Compatible with USB Specification Rev 2.0 and Rev 1.1
    • Supports High- (480 Mbit/s) and Full-Speed (12Mbit/s) traffic
    • Supports all USB transfer types incl. high-bandwidth with maximum payload sizes
    • Compatible with AMBA specification Rev 2.0
  • AXI USB 2.0 Device Controller
    • AXI-4 based host Interface. AXI-4 Lite for Slave Interface and optional AXI-4 Master interface for DMA mode
    • Supports High Speed and Full Speed USB 2.0 specification
    • Supports high speed, high bandwidth isochronous transactions
    • Supports up to eight endpoints, including one control endpoint 0. Endpoints 1 to 7 can be bulk, interrupt, or isochronous and are individually configurable
  • USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface Supporting HSIC (config. as Device only or Full Speed only)
    • Configuration options to maximize performance and minimize CPU interrupts
    • Flexible parameters enable easy integration into low and high-latency systems
    • Transfer- or transaction-based processing of USB data based on system requirements
    • Configurable data buffering options to fine-tune performance/ area trade-offs
    Block Diagram -- USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface Supporting HSIC (config. as Device only or Full Speed only)
  • USB 2.0 PHY
    • Designed to the USB 2.0 specification, and operates at High Speed (480Mbps), Full Speed (12Mbps), and Low Speed (1.5Mbps)
    • Complies with the UTMI v1.05 specification
    • Multiple reference clock supported from 9.6MHz up to 52MHz
    • 8-bit 60MHz and 16-bit 30MHz parallel interfaces
    • Battery Charging Specification v1.2
    Block Diagram -- USB 2.0 PHY
  • USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF)
    • Supports both Full speed (12 Mbps) and High Speed (480 Mbps) modes
    • Supports Control, Bulk, Interrupt and Isochronous transfers
    Block Diagram -- USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF)
  • AXI 2.0 USB Device IP
    • AXI4-Lite standard user interface. Connects as a 32-bit slave on AXI interface
    • USB serial interface engine implemented to support USB2.0 full speed and high speed interface
    • Supports ULPI interface to external PHY chip
    • Supports control, bulk, interrupt and isochronous transfers on USB interface
  • USB 2.0 Controller
    • Support for Link Power Management (L0 through L3)
    • Scatter-gather DMA with Arm® AMBA® AXI interface
    • Up to 8 IN and 8 OUT configurable endpoints
    • Supports Attach Detection Protocol
    Block Diagram -- USB 2.0 Controller
  • USB 2.0 Device, Software based enumeration RAM Interface (USB20SR)
    • USB 2.0 USB IF high-speed certified (TID# 70680007)
    • Supports both High Speed (480 Mbps) and Full Speed (12 Mbps)
    • High speed or Full speed operation selection through Software
    • ULPI Interface support
    Block Diagram -- USB 2.0 Device, Software based enumeration RAM Interface (USB20SR)
  • USB 2.0 Digital Controller IP
    • Fully supports Hi-Speed (480 Mbps), Full Speed (12 Mbps), and Low Speed (1.5 Mbps) (USB 2.0 Speeds) specifications
    • Configurable root hub supports 1 to 15 downstream ports
    • 60MHz or 30MHz input clock, and 48MHz and 12MHz input clocks
    • ULPI and UTMI+ interfaces for rapid PHY integration
×
Semiconductor IP