UDP IP Off-Load Engine IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 16 IP from 10 vendors (1 - 10)
  • 100G UDP Offload Engine - Offloads UDP packet processing for efficient, high-speed networking
    • The 100G UDP Offload Engine in Verification IP (VIP) offloads UDP packet processing to specialized hardware, enhancing data transmission efficiency. It ensures low latency and high throughput with support for checksum offloading, segmentation, and reassembly.
    • This solution is ideal for high-speed networks, including data centers, telecoms, and multimedia streaming. It supports both IPv4 and IPv6 protocols, delivering optimized performance for real-time applications, from gaming to AI/ML data transmission.
    Block Diagram -- 100G UDP Offload Engine - Offloads UDP packet processing for efficient, high-speed networking
  • 40G-1K Sess. TCP + UDP Offload Engine
    • Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
    • Eighth Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and mature TCP protocol offload implementation
    • All stages of Full TCP stack implemented in High performance hardware
    Block Diagram -- 40G-1K Sess. TCP + UDP Offload Engine
  • 25G-1K Sess. TCP + UDP Offload Engine
    • Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera
    • FPGAs or Structured/ASIC flow.
    • Eighth Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and mature TCP protocol offload implementation
    • All stages of Full TCP stack implemented in High performance hardware
    Block Diagram -- 25G-1K Sess. TCP + UDP Offload Engine
  • 10G-16K Sess. TCP + UDP Offload engine (INT-20011-16K)
    • Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
    • Seventh Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and mature TCP protocol offload implementation
    • All stages of Full TCP stack implemented in High performance hardware
    Block Diagram -- 10G-16K Sess. TCP + UDP Offload engine (INT-20011-16K)
  • 10G UDP Offload Engine UOE+MAC+PCIe+Host_IF Ultra-Low Latency (SXUOE+PCIe)
    • Highly customizable hardware IP Core. Easily portable to ASIC flow, Xilinx/Altera
    • FPGAs or Structured/ASIC flow.
    • Provides Ultra-Low latency and highest bandwidth (NETWORK PROVEN)
    Block Diagram -- 10G UDP Offload Engine UOE+MAC+PCIe+Host_IF Ultra-Low Latency (SXUOE+PCIe)
  • 10G UDP Offload Engine UOE+MAC+Host_IF Ultra-Low Latency (SXUOE)
    • INT 15011 is the only SOC IP Core that implements a full 10G bit UDP Stack in Handcrafted, Ultra-High Performance, Innovative, Flexible and Scalable architecture which can also be easily customized for end product differentiation.
    • It provides the lowest latency and highest performance in the industry, No exceptions…..

     

    Block Diagram -- 10G UDP Offload Engine UOE+MAC+Host_IF Ultra-Low Latency (SXUOE)
  • 10/25/40/50/100/400 GbE UDP Offload Engine
    • UDP/IPv4 (RFC 768, RFC 791)
    • Hardware checksum, segmentation, and reassembly offload
    Block Diagram -- 10/25/40/50/100/400 GbE UDP Offload Engine
  • TCP/UDP Offload Engine
    • Full hardware TCP/UDP protocol stack realize both high performance and guaranteed delivery
    • The TCP/UDP offload engine supports simultaneous connection of more than 10,000 sessions on a single core, which is a feature of our IP along with its high quality and performance.
    Block Diagram -- TCP/UDP Offload Engine
  • 100G TCP/IP Offload Engine - Validates high-speed network traffic, optimizing flow and reliability
    • The 100G TCP/IP Offload Engine is a cutting-edge Verification IP designed to streamline the testing of high-speed networking interfaces. It supports high-performance, real-world simulations of network traffic, flow control, and buffer management for seamless data integrity at 100G rates.
    • With its extensive debugging and protocol compliance features, the Offload Engine aids in reducing validation time while ensuring system reliability. It integrates easily with modern verification frameworks, optimizing performance across diverse network topologies
    Block Diagram -- 100G TCP/IP Offload Engine - Validates high-speed network traffic, optimizing flow and reliability
  • ULL TCP/IP, UDP/IP Offload Engine
    • High-performance TCP and UDP IP offload engine cores offer a reliable, ultra-low-latency solution for financial and network applications.
    • They address the data center industry’s growing need for throughput and hardware acceleration and provide network protocol offload for applications such as financial data processing, reprogrammable Smart NICs, and high-performance computing.
    Block Diagram -- ULL TCP/IP, UDP/IP Offload Engine
×
Semiconductor IP