TCP UDP Offload Engine IP
Filter
Compare
9
IP
from 5 vendors
(1
-
9)
-
100G bps Full TCP & UDP Offload Engine
- Increase your TCP and UDP Network actual performance by up to 600%
- Built around Proven and Mature TCP and UDP technology since 2009.
- 40G: In production. Performed Live demo of 40G at Super Computing 2015
- Qualified on Altera/Intel and Xilinx. FPGA Subsystems Solutions available now
- First company to implement and deliver Full TCP Stack in High performance FPGA in 2009.
-
40G-1K Sess. TCP + UDP Offload Engine
- Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
- Eighth Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and mature TCP protocol offload implementation
- All stages of Full TCP stack implemented in High performance hardware
-
25G-1K Sess. TCP + UDP Offload Engine
- Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera
- FPGAs or Structured/ASIC flow.
- Eighth Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and mature TCP protocol offload implementation
- All stages of Full TCP stack implemented in High performance hardware
-
10G-16K Sess. TCP + UDP Offload engine (INT-20011-16K)
- Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
- Seventh Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and mature TCP protocol offload implementation
- All stages of Full TCP stack implemented in High performance hardware
-
1G TCP Offload Engine TOE Very Low Latency (TOE)
- Ideal for high performance and mid performance specialized, differentiable ASICs or FPGAs for Network security or Network infrastructure applications
- Less than 4000 Xilinx slices, Altera ALMs or 150,000 ASIC gates + on-chip memory
- Fully integrated 100 M bit/1-G bit high performance EMAC.
- Scalable MAC Rx FIFOs and Tx FIFOs make it ideal for optimizing system performance.
-
TCP/UDP Offload Engine
- Full hardware TCP/UDP protocol stack realize both high performance and guaranteed delivery
- The TCP/UDP offload engine supports simultaneous connection of more than 10,000 sessions on a single core, which is a feature of our IP along with its high quality and performance.
-
100G TCP/IP Offload Engine - Validates high-speed network traffic, optimizing flow and reliability
- The 100G TCP/IP Offload Engine is a cutting-edge Verification IP designed to streamline the testing of high-speed networking interfaces. It supports high-performance, real-world simulations of network traffic, flow control, and buffer management for seamless data integrity at 100G rates.
- With its extensive debugging and protocol compliance features, the Offload Engine aids in reducing validation time while ensuring system reliability. It integrates easily with modern verification frameworks, optimizing performance across diverse network topologies
-
ULL TCP/IP, UDP/IP Offload Engine
- Layer 2 through Layer 4 solution comprises:
- Store/Forward, Cut-Through Mode
- 32b AXI-4 @ 322MHz (MAC side)
- On-Chip application Interface :
-
Gigabit Ethernet 802.3 MAC Controller IP
- Supports CPU local bus interface for controlling Ethernet MAC internal registers.
- Supports 32-bit memory local bus interface
- Comply with IEEE 802.3u MII interface.
- Support Reduced MII interface
