RLDRAM II IP

Filter
Filter
Compare 4 IP from 3 vendors (1 - 4)
  • Memory Interface
    • Memory Interface generates through a Graphic User Interface the unencrypted Verilog or VHDL design files, UCF constraints, and simulation script files to simplify the memory interface design process.
    • Memory modules (DIMM) are supported for DDR3, DDR2 and DDR SDRAMs.
    • OS Support
  • RLDRAM Controller MACO Core
    • Controller operates at half the memory clock frequency
    • Allows programmable burst lengths of
    • Includes a reconfigurable refresh counter
    • Command & Write Data pipeline to maximize throughput
    Block Diagram -- RLDRAM Controller MACO Core
×
Semiconductor IP