RISC-V CPU IP
Filter
Compare
83
IP
from
27
vendors
(1
-
10)
-
RISC-V CPU IP
- RISC-V RVA23 Compliant
- >18 SPECint2006/GHz
- 8-wide decode unit
- Advanced branch predictor
-
High-performance RISC-V CPU
- Fully compliant with the RVA23 RISC-V specification
- Comparable PPA to Arm Neoverse V3 / Cortex-X4
- Standard AMBA CHI.E coherent interface for SoC and chiplet integration
- Co-architected with Veyron E2 for seamless vector, AI acceleration, and big-little style heterogeneous compute configurations
-
64-bit RISC-V CPU with M, Zicsr extensions and External Debug support
- Five-stage pipeline
- Harvard architecture
- RV64I Base RISC-V ISA
-
Low Power RISCV CPU IP
- RISC-V RV32 instruction set
- Machine mode only
- 32 vectorized interrupts
- Standard debug as defined per RISC-V
-
RISC-V CPU IP With ISO 26262 Automotive Functional Safety Compliant
- AndeStar™ V5 Instruction Set Architecture (ISA), compliant to RISC-V technology
- Floating point extensions
- Bit-manipulation extensions
-
Ultra Compact 32-bit RISC-V CPU Core
- AndesCore™ N22 is a 32-bit 2-stage pipeline CPU IP core based on AndeStar™ V5 architecture for embedded applications that require low energy consumption and small area.
- It is compliant to RISC-V technology with several efficient performance features, including simple dynamic branch prediction, instruction cache, and local memories.
-
RISC-V Processor - RV12 - 32/64 bit, Single Core CPU
- High Performance 32/64bit CPU
- Highly Parameterized
- Size and power optimized design
- Industry standard software support
-
Ultra-low power RISC-V microcontroller CPU
- High efficient instruction execution pipeline
- Ultra-low power, high energy efficiency
- flexible custom instructions
-
Data Movement Engine - Best in class multi-core high-performance AI-enabled RISC-V Automotive CPU for ADAS, AVs and SDVs
- The only Multi-Threaded Out-of-Order RISC-V Core with ASIL-B Certification
- Highly scalable multi-core, multi-cluster, coherent computing solution
- MIPS extensions for improved performance and functionality
- Use in Automotive, Datacenter, and Embedded applications
-
64-bit CPU with RISC-V Vector Extension
- AndeStar™ V5 Instruction Set Architecture (ISA), compliant to RISC-V technology
- RISC-V vector extension
- Vector Processing Unit (VPU) boost the performance of AI, AR/VR, computer vision, cryptography, and multimedia processing
- Andes extensions, architected for performance and functionality enhancements
