IP Catalog > PCIe Gen 6

PCIe Gen 6 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (21)
Compare 21 IP from 10 vendors (1 - 10)
  • PCIe Gen 6 Verification IP
    • Compliant with PCI Express Specifications 6.1 (64GT/s), 5.0 (32GT/s), 4.0 (16GT/s), 3.1 (8GT/s), 2.0 (5GT/s) and 1.1 (2.5GT/s).
    • Support for 64.0 GT/s Data Rate per lane with backwards compatible.
    • Support for new PAM4 Signalling and Gray Coding.
    • Support for both Flit Mode & Non-Flit Mode.
    Block Diagram -- PCIe Gen 6 Verification IP
  • PCIe Gen 6 Verification IP
    • Compliant with PCI Express Specifications 6.1 (64GT/s), 5.0 (32GT/s), 4.0 (16GT/s), 3.1 (8GT/s), 2.0 (5GT/s) and 1.1 (2.5GT/s).
    • Support for 64.0 GT/s Data Rate per lane with backwards compatible.
    • Support for new PAM4 Signalling and Gray Coding.
    • Support for both Flit Mode & Non-Flit Mode.
    Block Diagram -- PCIe Gen 6 Verification IP
  • PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
    • PCie Gen 5/6 compliant
    • Up to 112G PAM 4 support
    • less than 6 pj/bit typical power consumption
  • PCIe Gen 5 Verification IP
    • Support for 32.0 GT/s Data Rate per lane with backwards compatible.
    • Optimizing the Link to skip equalization at lower Data Rates when supporting 32.0 GT/s(optional feature).
    • Lower pin count in pipe interface when supporting 32.0 GT/s.
    • Support for newly added phy serdes architecture in pipe specification 5.0 .
    Block Diagram -- PCIe Gen 5 Verification IP
  • PCIe Gen 5 Verification IP
    • Support for 32.0 GT/s Data Rate per lane with backwards compatible.
    • Optimizing the Link to skip equalization at lower Data Rates when supporting 32.0 GT/s(optional feature).
    • Lower pin count in pipe interface when supporting 32.0 GT/s.
    • Support for newly added phy serdes architecture in pipe specification 5.0 .
    Block Diagram -- PCIe Gen 5 Verification IP
  • PCIe Gen 2 Verification IP
    • Compliant with PCI Express Specifications 2.0 (5GT/s) and 1.1 (2.5GT/s).
    • Verification IP configurable as PCI express Root Complex and Device Endpoint.
    • Configurable LinkWidth: x1, x2, x4, x8, x12, x16, x32.
    • Configurable pipe width : 8,16,32,64
    Block Diagram -- PCIe Gen 2 Verification IP
  • PCIe Gen 2 Verification IP
    • Compliant with PCI Express Specifications 2.0 (5GT/s) and 1.1 (2.5GT/s).
    • Verification IP configurable as PCI express Root Complex and Device Endpoint.
    • Configurable LinkWidth: x1, x2, x4, x8, x12, x16, x32.
    • Configurable pipe width : 8,16,32,64
    Block Diagram -- PCIe Gen 2 Verification IP
  • AXI PCI Express (PCIe) Gen 3
    • Maximum Payload Size (MPS) up to 256 Bytes
    • Messaged Signaled Interrupt (MSI)
    • Memory mapped AXI4 access to PCIe space
    • PCIe access to memory mapped AXI4 space
  • PCIe Gen6 Controller
    • NoC aware
    • Supporting speeds of up to 64 GT/s
    Block Diagram -- PCIe Gen6 Controller
  • PCIE Gen6 digital controller (Dual Mode)
    • Compliant wiPCIE Gen 6 Spec.
    • Compliant wiPipe 5.X Spec.
    • PrimeSOC’s PCIE Gen 6.O Core supports Flit and non – Flit Mode.
    • Supports X16, X8, X4, X2, X1 Lane Configuration.
×
Semiconductor IP