IP Catalog > PCI Express (PCIe) 5.0

PCI Express (PCIe) 5.0 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (262)
Compare 262 IP from 15 vendors (1 - 10)
  • UltraScale+ Device Integrated Block for PCI Express (PCIe)
    • Designed to PCI Express Base Specification 3.1
    • PCI Express Endpoint, Legacy Endpoint or Root Port Port Modes
    • x1, x2, x4, x8 or x16 link widths
    • Gen1, Gen2 and Gen3 link speeds
  • PCI Express 4.0 PHY
    • Compiles with PCIe 4.0, 3.1, 2.1, 1.1 and PIPE 4.4.1 specifications
    • Supports all power-saving modes (P0, P0s, P1, P2) as defined in PIPE 4.4.1 specifications
    • Supports L1 PM/CPM substates with CLKREQ#
    • Supports the separate REFCLK Independent SSC (SRIS) architecture
    Block Diagram -- PCI Express 4.0 PHY
  • PCI Express Gen5 SERDES PHY on Samsung 8LPP
    • Industry leading low power PMA macro – 224mW per lane at 28Gbps (8.0 mW/Gbps) inclusive of Tx and Rx PLLs, termination, bias, etc.
    • Compact form factor – 0.38 mm2 active silicon area per lane including ESD
    • Minimal latency – 3 UI between parallel transfer and serial transmission
    • Single-lane macro scalable to unlimited link width – x1, x2, x4, x8, x16, etc.
  • Multi-Port Switch IP for PCI Express
    • Designed according to the PCI Express 4.0, 3.1, 2.1, and 1.1 specifications, including the latest errata
    • Designed according to the PCI-SIG Single-Root I/O Virtualization specification
    • Supports PIPE PHY interface definition including variable clock and variable data
    • Supports 16.0, 8.0, 5.0 and 2.5 Gbps line rates
    Block Diagram -- Multi-Port Switch IP for PCI Express
  • ASIL B Compliant PCIe 5.0 Integrity and Data Encryption Security Module (select configurations)
    • Compliant with PCI Express IDE specification
    • High-performance AES-GCM based packet encryption, decryption, authentication
    • Seamless integration with Synopsys controllers via TLP packet-based interface
    • Automotive compliant (ASIL B) aligning with ISO 26262 and ISO/SAE 21434
    Block Diagram -- ASIL B Compliant PCIe 5.0 Integrity and Data Encryption Security Module (select configurations)
  • PCIe 5.0 (Gen5) Standard Controller with AMBA bridge II
    • Supports all required features of the PCI Express 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s), 2.1 (5 GT/s), 1.1 (2.5 GT/s) and PIPE (8-, 16- and 32-bit) specifications
    • Production-proven datapath support for 32b, 64b, 128b, 256b and 512b implementations
    • Fully compliant with the PCI-SIG Single-Root I/O Virtualization (SRIOV) specification
    • Application interfaces include the Synopsys native interface or the optional ARM® AMBA® 4 AXI and 3 AXI application interface (AMBA not available for Switch configurations)
    Block Diagram -- PCIe 5.0 (Gen5) Standard Controller with AMBA bridge II
  • PCIe 5.0 (Gen5) Standard Controller EP/RP/DM/SW 32-128 bits with AMBA bridge
    • Supports all required features of the PCI Express 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s), 2.1 (5 GT/s), 1.1 (2.5 GT/s) and PIPE (8-, 16- and 32-bit) specifications
    • Production-proven datapath support for 32b, 64b, 128b, 256b and 512b implementations
    • Fully compliant with the PCI-SIG Single-Root I/O Virtualization (SRIOV) specification
    • Application interfaces include the Synopsys native interface or the optional ARM® AMBA® 4 AXI and 3 AXI application interface (AMBA not available for Switch configurations)
    Block Diagram -- PCIe 5.0 (Gen5) Standard Controller EP/RP/DM/SW 32-128 bits with AMBA bridge
  • PCIe 5.0 (Gen5) Standard Controller EP/RP/DM/SW 32-128 bits
    • Supports all required features of the PCI Express 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s), 2.1 (5 GT/s), 1.1 (2.5 GT/s) and PIPE (8-, 16- and 32-bit) specifications
    • Production-proven datapath support for 32b, 64b, 128b, 256b and 512b implementations
    • Fully compliant with the PCI-SIG Single-Root I/O Virtualization (SRIOV) specification
    • Application interfaces include the Synopsys native interface or the optional ARM® AMBA® 4 AXI and 3 AXI application interface (AMBA not available for Switch configurations)
    Block Diagram -- PCIe 5.0 (Gen5) Standard Controller EP/RP/DM/SW 32-128 bits
  • PCIe 5.0 (Gen5) Premium Controller with AMBA bridge II
    • Supports all required features of the PCI Express 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s), 2.1 (5 GT/s), 1.1 (2.5 GT/s) and PIPE (8-, 16- and 32-bit) specifications
    • Production-proven datapath support for 32b, 64b, 128b, 256b and 512b implementations
    • Fully compliant with the PCI-SIG Single-Root I/O Virtualization (SRIOV) specification
    • Application interfaces include the Synopsys native interface or the optional ARM® AMBA® 4 AXI and 3 AXI application interface (AMBA not available for Switch configurations)
    Block Diagram -- PCIe 5.0 (Gen5) Premium Controller with AMBA bridge II
  • PCIe 5.0 (Gen5) Premium Controller II
    • Supports all required features of the PCI Express 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s), 2.1 (5 GT/s), 1.1 (2.5 GT/s) and PIPE (8-, 16- and 32-bit) specifications
    • Production-proven datapath support for 32b, 64b, 128b, 256b and 512b implementations
    • Fully compliant with the PCI-SIG Single-Root I/O Virtualization (SRIOV) specification
    • Application interfaces include the Synopsys native interface or the optional ARM® AMBA® 4 AXI and 3 AXI application interface (AMBA not available for Switch configurations)
    Block Diagram -- PCIe 5.0 (Gen5) Premium Controller II
×
Semiconductor IP