MIPI CSI IP
Filter
Compare
408
IP
from
37
vendors
(1
-
10)
-
MIPI CSI Controller Subsystems
- Support for 1 to 4 PPI Lanes
- Line rates ranging from 80 to 1500 Mb/s depending on the device family
- Multiple data type support (RAW,RGG,YUV)
- AXI IIC support for CCI interface
-
MIPI D-PHY Receiver for CSI-2 of TSMC 40nm LP
- Renesas MIPI D-PHY Receiver can be used for analog Receiver of following interface.
- Technology is TSMC 40nm LP 1p8M (4x2y1z).
- Supply voltage can be applied 1.18V for core voltage, 1.8V for IO voltage.
- Maximum data rate of each channel is 1.0Gbps at High-speed mode.
-
MIPI D-PHY TX & RX + DSI & CSI Controllers
- Compliant with MIPI Committee Specifications
- High Data Rates: Supports data transmission rates up to 4.5Gbps per lane, allowing for high-resolution displays and smooth refresh rates
- Energy Efficiency: Optimized for low power consumption, making it ideal for battery-powered devices
- Complete Display Solution: Combines the MIPI D-PHY Transmitter PHY and DSI Controller to make it a one-stop solution
-
MIPI CSI -2 TRANSMITTER IP -V3
- MIPI CSI-2 (Camera Serial Interface) Transmitter IP defines an interface between a peripheral device (camera) and host processor (application engine) for mobile applications
- The MIPI CSI-2 Transmitter IP provides the mobile industry a standard, robust, scalable, low-power, high-speed, cost-effective interface that supports a wide range of imaging solutions for mobile devices
-
MIPI CD PHY Combo TX & RX + DSI & CSI Controller
- Our MIPI CD-PHY Transmitter and receiver PHY with Display Serial Interface (DSI) and Camera Serial Interface (CSI) Controllers are tailored for high-performance display and camera interface applications.
- These two PHY (TX and RX) integrated systems ensure seamless communication between the processor and display, the processor and camera; supporting high data rates and efficient power consumption.
-
CSI2 RX; Camera Serial Interface, MIPI Compliant
- Supports up to 4-Data lanes
- The Data lanes can be programmed to operate at 1 or 2 or 3 or 4 lanes
- Each Data lane supports up to 1.5Gbps at High Speed mode and up to 20-MHz at Low power mode
- Supports 4-virtual channel
-
CSI2 TX; Camera Serial Interface, MIPI Compliant
- Supports up to 4-Data lanes
- Supports up to 4-virtual channels
- The Data lanes can be programmed to operate either at 1 or 2 or 3 or 4 lanes
- Each Data lane supports up to 1.5Gbps at High Speed mode and up to 10 Mbps at Low power mode
-
MIPI CSI2 Interface Solution
- Brite provides full solution for the MIPI CSI interface, which receives the data from sensors in PHY layer, and then converts the byte data to pixel after lane data mergence.
- Data scramble is an optional feature to decrease the EMI effect.
- A standard PPI interface is implemented for the connection between MIPI PHY and CSI controller. Brite MIPI CSI interface solution supports image applications with varying pixel formats.
-
MIPI CSI-2 IP
- The MIPI CSI-2 IP core is a highly scalable and silicon-agnostic implementation of the MIPI Camera Serial Interface 2 version 4.1 targeting ASIC and FPGA technologies.
- The MIPI CSI-2 implementation enables high-speed, low-power transmission of image data from camera modules to host processors.
