IP Catalog > LPDDR54

LPDDR54 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (34)
Compare 34 IP from 5 vendors (1 - 10)
  • DDR4/3, LPDDR5x/5/4x/4 Memory Controller IP
    • Compliant with JEDEC standard for LPDDR5/4/3, DDR4/3
    • DRAM rank of up to 4
    • Lock-step-based controlling of multiple DRAM devices up to x64 DQ width
    • Support for dynamic DRAM frequency scaling
    Block Diagram -- DDR4/3, LPDDR5x/5/4x/4 Memory Controller IP
  • LPDDR5X/5/4X/4 combo PHY at Samsung SF5A
    • Compliant for JEDEC standards for LPDDR5X/5/4X/4 with PHY standards
    • DFI 5.1 specification PHY Interface Compliant
    • Support up to 4 ranks
    • x16 and x32 channel support
    Block Diagram -- LPDDR5X/5/4X/4 combo PHY at Samsung SF5A
  • LPDDR5/4x/4 combo PHY on 14nm, 12nm
    • JESD209-5A(LPDDR5), JESD209-4C(LPDDR4), JESD209-4-1(LPDDR4X) compliant
    • Operating speed up to 6400Mbps in LPDDR5, 4266Mbps in LPDDR4X
    • Multiple DFICLK : CK :WCK ratios
    Block Diagram -- LPDDR5/4x/4 combo PHY on 14nm, 12nm
  • LPDDR5X/5/4X/4 combo PHY at 12nm
    • Compliant with JEDEC JESD209-5C for LPDDR5x/5/4x/4 with PHY standards
    • Delivering up to 8533Mbps
    • DFI 5.1 specification PHY Interface Compliant
    • Support up to 4 ranks
    Block Diagram -- LPDDR5X/5/4X/4 combo PHY at 12nm
  • LPDDR5X/5/4X/4 PHY for 16nm
    • Compliant with JEDEC standards for LPDDR5/4x/4 with PHY standards
    • DFI 5.0 Interface Compliant
    • Supports up to 4 ranks
    Block Diagram -- LPDDR5X/5/4X/4 PHY for 16nm
  • LPDDR5X/5/4X/4 PHY IP for 12nm
    • Compliant with JEDEC standards for LPDDR5X/5/4X/4 with PHY standards
    • DFI 5.0 Interface Compliant
    • Supports up to 4 ranks
    • Multiple frequency states
    Block Diagram -- LPDDR5X/5/4X/4 PHY IP for 12nm
  • LPDDR5/4X/4 Combo PHY & Controller
    • LPDDR5 and LPDDR4/4X modes & signaling, rates from 20Mbps up to 6400Mbps (LPDDR5) and 4266Mbps (LPDDR4/4X), respectively
    • x16/x32/x64 data path interface extendable
    • 1.05V/1.1V JEDEC IO standard, support 1.05V and 1.1V LVSTL I/Os
    • Support LPDDR4X 0.6V IO voltage and LPDDR5 0.5V/0.3V IO voltage
  • LPDDR5X/5/4X/4 Combo PHY & Controller
    • LPDDR5 and LPDDR4/4X modes & signaling, rates from 20Mbps up to 8533Mbps (LPDDR5/5X) and 4266Mbps (LPDDR4/4X), respectively
    • x16/x32/x64 data path interface extendable
    • 1.05V/1.1V JEDEC IO standard, support 1.05V and 1.1V LVSTL I/Os
    • support LPDDR4X 0.6V IO voltage and LPDDR5 0.5V/0.3V IO voltage
  • LPDDR5/4x/4 PHY IP for Samsung 14LPU
    • Compliant with PHY standards
    • Flexible Configuration
    • Maximum data rates
    Block Diagram -- LPDDR5/4x/4 PHY IP for Samsung 14LPU
  • LPDDR5/4/4X PHY - TSMC N7 for Automotive, ASIL B Random, AEC-Q100 Grade 2
    • Supports JEDEC standard LPDDR5X, LPDDR5, LPDDR4 and LPDDR4X SDRAMs
    • Support for data rates up to 6400 Mbps
    • Designed for rapid integration with Synopsys’ LPDDR5/4/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5/4/4X PHY - TSMC N7 for Automotive, ASIL B Random, AEC-Q100 Grade 2
×
Semiconductor IP