IP Catalog > JPEG Codec

JPEG Codec IP

Filter
Filter
Search (33)
Compare 33 IP from 11 vendors (1 - 10)
  • Hardware 8-bit/12-bit JPEG Codec IP
    • Standard Compliance
    • Advanced Hardware Architecture
    • Unified Encoder & Decoder Design
    Block Diagram -- Hardware 8-bit/12-bit JPEG Codec IP
  • JPEG Codec Full HD(YUV422) 30fps@63MHz. (2Sample/clk)
    • Full HD(YUV422)
    • 30fps@63MHz. (2Sample/clk)
    Block Diagram -- JPEG Codec Full HD(YUV422) 30fps@63MHz. (2Sample/clk)
  • JPEG Codec Full HD(YUV422) 48fps@100MHz. (2Sample/clk)
    • The arithmetic accuracy satisfies the requirement of compliance testing of JPEG Part2 (ISO/IEC10918-2).
    • Image Data I/O Format:Block Interleaved Format.
    • Image Size:Any size that can be divided by MCU unit.
    • Operation mode like processing mode, image size, DRI value etc. are set in internal register via external CPU.
    Block Diagram -- JPEG Codec Full HD(YUV422) 48fps@100MHz. (2Sample/clk)
  • JPEG Codec Full HD(YUV422) 30fps@126MHz(1Sample/clk)
    • The arithmetic accuracy satisfies the requirement of compliance testing of JPEG Part2 (ISO/IEC10918-2).
    • Image Data I/O Format:Block Interleaved Format.
    • Image Size:Any size that can be divided by MCU unit.
    • Operation mode like processing mode, image size, DRI value etc. are set in internal register via external CPU.
    Block Diagram -- JPEG Codec Full HD(YUV422) 30fps@126MHz(1Sample/clk)
  • JPEG Codec 8K(YUV422) 48fps@200MHz,
    • ?Based on JPEG Extended DCT-based process/Baseline process Standards.
    • ?The arithmetic accuracy also satisfies the requirement of compliance testing of JPEG Part2 ?ISO/IEC10918-2?j.
    • ?Image Data I/O Format:Block Interleaved Format
    • ?Image Size:Any size that can be divided by MCU unit.
    Block Diagram -- JPEG Codec 8K(YUV422) 48fps@200MHz,
  • JPEG Codec Full HD(YUV422) 24fps@100MHz.(1sample/clk)
    • •The arithmetic accuracy satisfies the requirement of compliance testing of JPEG Part2 (ISO/IEC10918-2).
    • • Image Data I/O Format:Block Interleaved Format.
    • • Image Size:Any size that can be divided by MCU unit.
    • • Operation mode like processing mode, image size, DRI value etc. are set in internal register via external CPU.
    Block Diagram -- JPEG Codec Full HD(YUV422) 24fps@100MHz.(1sample/clk)
  • JPEG Codec 8K(YUV422) 48fps@200MHz,
    • ?Based on JPEG Extended DCT-based process/Baseline process Standards.
    • ?The arithmetic accuracy also satisfies the requirement of compliance testing of JPEG Part2 ?ISO/IEC10918-2?j.
    • ?Image Data I/O Format:Block Interleaved Format
    • ?Image Size:Any size that can be divided by MCU unit.
    Block Diagram -- JPEG Codec 8K(YUV422) 48fps@200MHz,
  • JPEG Codec 4K(YUV422) 96fps@200MHz, (8Sample/clk)
    • The arithmetic accuracy satisfies the requirement of compliance testing of JPEG Part2 (ISO/IEC10918-2).
    Block Diagram -- JPEG Codec 4K(YUV422) 96fps@200MHz, (8Sample/clk)
  • JPEG Codec 4K(YUV422) 48fps@200MHz. (4Sample/clk)
    • The arithmetic accuracy satisfies the requirement of compliance testing of JPEG Part2 (ISO/IEC10918-2).
    • Image Data I/O Format:Block Interleaved Format.
    • Image Size:Any size that can be divided by MCU unit.
    • Operation mode like processing mode, image size, DRI value etc. are set in internal register via external CPU.
    Block Diagram -- JPEG Codec 4K(YUV422) 48fps@200MHz. (4Sample/clk)
  • JPEG Codec Full HD(YUV422) 48fps@100MHz. (2Sample/clk)
    • The arithmetic accuracy satisfies the requirement of compliance testing of JPEG Part2 (ISO/IEC10918-2).
    • Image Data I/O Format:Block Interleaved Format.
    • Image Size:Any size that can be divided by MCU unit.
    • Operation mode like processing mode, image size, DRI value etc. are set in internal register via external CPU.
    Block Diagram -- JPEG Codec Full HD(YUV422) 48fps@100MHz. (2Sample/clk)
×
Semiconductor IP