IEEE 1588 PTP IP
Filter
Compare
41
IP
from 17 vendors
(1
-
10)
-
Gigabit Ethernet with IEEE 1588 and AVB
- The Gigabit Ethernet Media Access Controller IP is compliant with the Ethernet IEEE 802.3-2008 standard and supports protocol extensions for Audio Video Bridging (AVB).
- The Gigabit Ethernet IP provides a 10/100 Mbps Media Independent Interface (MII) and a 1000 Mbps Gigabit Media Independent Interface (GMII).
-
IEEE 1588 IIP
- Compliant with IEEE Standard 1588-2019 specification
- Supports for TSN required PTP as per IEEE 802.1AS
- Configurable as PTP Master or PTP Slave
- Supports both end to end and peer to peer delay mechanism
-
IEEE 1588 V2 Ordinary and Boundary Clock
- Hardware features:
- Software features:
-
IEEE 1588 V2 CPU-less Slave Clock
- IP core netlist ready for seamless integration in ISE design flow
- Reference design for AVNET Spartan-6 FPGA LX9 Microboard
- Available profiles: Power, IEC 61850 and Telecom
-
IEEE 1588 Boundary, Slave And Master Clock
- IEEE 1588 v2 compliant Boundary Clock and Master/Slave Ordinary Clock IP core
- ToD error is better than ±1µsec on a managed 10-switch GbE network under ITU-T G.8261 conditions
- Frequency accuracy performance is better than 16ppb on a managed 10-switch GbE network under ITU-T G.8261 conditions
- Standard compliant Best Master Clock (BMC) algorithm
-
IEEE 1588 Boundary, Slave And Master Clock
- Standalone IEEE1588v2 standard compliant BC and Master/Slave OC chip on FPGA
- Hybrid 1588/SyncE mode support
-
IEEE 1588 Boundary, Slave And Master Clock
- Standalone IEEE 1588 v2 standard compliant Boundary Clock (BC) and Ordinary Clock (OC) Master/Slave IP core for Xilinx Spartan-6
- Excellent synchronization performance over most extreme packet transport network conditions
- Slave meets 3G, 4G-LTE and 5G synchronization requirements
- Adaptive to network impairments
-
syn1588® enabled IEEE 1588 compliant clock synchronisation
- fully synchronous to the system clock
- all registers of the core operate with the rising clock edge
- well commented, structured VHDL source code
- medium footprint and medium I/O count
-
Intel® Precision Time Protocol Servo (Intel® PTP Servo) FPGA IP
- Coordinate the actions of disparate electronic systems that must be synchronized in time with Intel® PTP Servo, which employs hardware timestamping of packets and can achieve sub-microsecond accuracy to address the needs of synchronization requirements across various applications.
-
Time Synchronization over Internet Protocol
- Supports timing and synchronization according to SMPTE ST 2059-1 and ST 2059-2.
- Generation of SMPTE ST12-1 Time Code.
- Implementation is successfully tested during interoperability testing.
- The core is network speed independent.
