IEEE 1588 Boundary, Slave And Master Clock

The IPC9006 utilizes IPClock’s state-of-the-art IEEE 1588 v2 technology optimized for providing high quality frequency synchronization and Time of Day (ToD) over packet transport networks. Clock synchronization is required by many wireline and wireless applications including 3G, 4G-LTE, 5G, smart grid, industrial automation and aerospace & defense. The IPC9006 is application-agnostic, cost effective, standard compliant IEEE 1588 v2 BC/Slave/Master, supporting G.8261, G.8265.1, G.8275.1 and G.8275.2. The IPC9006 is designed for easy field upgrades to support future enhancements as well as future synchronization standards.

The IPC9006 is an IP Core leveraging Xilinx® Spartan-6 FPGA supporting 64MB DDR2 memory.

The IPC9006 can be set to operate as either IEEE 1588 Boundary clock or Master clock or Slave clock. The IEEE 1588 protocol is a bidirectional protocol requiring all ports to transmit and receive IEEE 1588 packets. Each packet received its time-stamp by the Timestamp Generator and classified by the Classifier. In the case the packet is IEEE 1588 packet it is sent to the Pre-Processor along with its timestamp. The Pre-Processor is transferring the received general packets to the PTP Manager and Stack for further processing. In the case of IEEE 1588 event packet the Pre-Processor compensate for part of the packet network impairments and prepare the data for the Sync Processor. The Sync Processor is comprised of a suite of algorithms that processes the data and controls the 1PPS PLL, the programmable clock output of the Clock Generator, and the ToD. The ToD is communicating with the ToD UART utilizing the NMEA protocol for either providing or getting the ToD from a GPS. The IEEE 1588 packets are transmitted by the Packet Generator which is controlled by the PTP Manager and Stack. Each packet transmitted is time-stamped by the Timestamp Generator and this timestamp is either embedded into the packet or sent to the Pre-Processor depending on the packet type and selected mode of operation.