HPC Processor IP
Filter
Compare
10
IP
from 7 vendors
(1
-
10)
-
64-bit RISC-V Application Processor Core
- High computational throughput with 7-stage pipeline and branch predictor
- Support for RISC-V single and double precision FPU
-
64-bit RISC-V Application Processor Core
- 64-bit RISC-V core
- Linux capable
- In-order 7-stage pipeline
-
Neoverse V1 CPU
- Performance Uplift of 50% and Vector Flexibility
- Scalable Vector Extension
- Built for Balanced Systems Performance
-
Prodigy IoT/Edge Licensable Hardware IP
- TPU AI/ML Inference IP Architecture
-
GDDR6 PHY IP for 12nm
- JEDEC JESD250 compliant GDDR6 support
- X16 mode, X8 mode, and pseudo-channel mode
- Low frequency RDQS mode support
-
64-bit RISC-V microcontroller. Small core for 64-bit applications.
- Architecture: RV64IMCAFNB
- Machine and User modes
- 2-3-stage pipeline
-
32-bit RISC-V core with in-order single issue pipeline for Linux-based systems
- Architecture: RV32IMACF
- Single instruction issue
- Up to 4 cores in complex
- Machine, Supervisor and User modes
-
Software Defined Radio for high end 4G/ 5G and large MIMO application
- 8x8 Transmit and Receive Antennas support
- TI Multi-core communication processor, 1.2 GHz
- 8 C66X DSP cores and 4 ARM cores
- NOR flash – 32MB, NAND Flash – 512MB
-
CXL - Enables robust testing of CXL-based systems for performance and reliability
- CXL Verification IP is a cutting-edge solution for validating designs based on the Compute Express Link (CXL) protocol. With features like protocol compliance checks, cache coherency validation, and advanced debugging tools, it ensures robust and efficient testing of high-performance computing systems.
- From HPC and AI to automotive and edge computing, CXL Verification IP supports diverse applications. It enables seamless communication between processors, memory, and accelerators, ensuring reliable performance in data centers, ML systems, cloud infrastructures, and telecom networks.
-
Coherent Mesh Network
- High-Performance, Scalable Coherent Mesh
- Reduce SoC Integration Time
- Maximize Compute Density
- Coherent Multichip Links