Display SerDes IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 32 IP from 6 vendors (1 - 10)
  • LVDS TX PHY & Controller
    • Compatible with 900mV Vcom sub-LVDS standard
    • LVDS Display Serdes Interfaces directly to LCD Display Panels with Integrated LVDS
    • Suited for Display Resolutions Ranging from HVGA up to HD with Low EMI
    • Supports 4 data lanes and 1 clock lane mode, the data lane is extended according to customers.
  • LVDS TX Combo TTL PHY
    • Compatible with ANSI TIA/EIA-644 LVDS and IEEE Std1596.3-1996 standards
    • LVDS display SerDes interfaces directly to LCD display panels with integrated LVDS
    • Supports byte clock mode
    • Supports 7-bit parallel output per data lane in LVDS mode
  • LVDS RX PHY & Controller
    • Compatible with 900mV Vcom sub-LVDS standard
    • LVDS Display Serdes Interfaces directly to LCD Display Panels with Integrated LVDS
    • Suited for Display Resolutions Ranging from HVGA up to HD with Low EMI
    • Supports 4 data lanes and 1 clock lane mode, the data lane is extended according to customers.
  • TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
    • Maximum operating speed: up to 3.4GBPS
    • Compatibility with TIA/EIA - 644-A for greater interoperability
    • Loop back option supported for both Pre/Post driver in LVDS TX
    • HBM 2KV, CDM 500V (up to 7A)
  • TSMC 3nm (N3E) 1.5V LVDS
    • Maximum operating speed: up to 3.4GBPS
    • Compatibility with TIA/EIA - 644-A for greater interoperability
    • Loop back option supported for both Pre/Post driver in LVDS TX
    • HBM 2KV, CDM 500V (up to 7A)
  • IO 3.3V LVDS Rx Automotive Grade 2 in GF (12nm)
    • Maximum operating speed: up to 3.4GBPS
    • Compatibility with TIA/EIA - 644-A for greater interoperability
    • Loop back option supported for both Pre/Post driver in LVDS TX
    • HBM 2KV, CDM 500V (up to 7A)
  • IO 1.8V LVDS Rx in GF (12nm)
    • Maximum operating speed: up to 3.4GBPS
    • Compatibility with TIA/EIA - 644-A for greater interoperability
    • Loop back option supported for both Pre/Post driver in LVDS TX
    • HBM 2KV, CDM 500V (up to 7A)
  • IO 3.3V LVDS Rx in GF (12nm)
    • Maximum operating speed: up to 3.4GBPS
    • Compatibility with TIA/EIA - 644-A for greater interoperability
    • Loop back option supported for both Pre/Post driver in LVDS TX
    • HBM 2KV, CDM 500V (up to 7A)
  • IO 1.8V LVDS Automotive Grade 1 GF (22nm)
    • Maximum operating speed: up to 3.4GBPS
    • Compatibility with TIA/EIA - 644-A for greater interoperability
    • Loop back option supported for both Pre/Post driver in LVDS TX
    • HBM 2KV, CDM 500V (up to 7A)
  • IO 1.8V LVDS in GF (22nm)
    • Maximum operating speed: up to 3.4GBPS
    • Compatibility with TIA/EIA - 644-A for greater interoperability
    • Loop back option supported for both Pre/Post driver in LVDS TX
    • HBM 2KV, CDM 500V (up to 7A)
×
Semiconductor IP