DDR SDRAM PHY IP
Filter
Compare
146
IP
from 14 vendors
(1
-
10)
-
DDR multi PHY
- ?Compatible with JEDEC standard DDR2/DDR3/LPDDR (or Mobile DDR)/ /LPDDR2/LPDDR3 SDRAMs
- ?Operating range of 100MHz (200Mb/s) to 533MHz(1066Mb/s) in DDR2/DDR3/LPDDR2/LPDDR3 modes
- ? Operating range of DC to 200MHz in Mobile DDR mode
- ? PHY Utility Block (PUBL) component
-
SDRAM LPDDR5/4x/4/3/2 Host Controller & PHY - TSMC 16nm 16FFC,FF
- DFI 4.0 Compliant Interface with 1:1 (Matching), 1:2 and 1:4 Frequency Ratios
- Optimized to provide a complete solution along with the Dolphin Technology DDR PHY solution
- Built-in Gate Training, Read/Write Leveling, and VREF Training
- Multi-Port Configurable AXI4 Interface with QoS Signaling, Single AXI4-Lite Programming Interface
-
SDRAM LPDDR5/4x/4/3/2 Host Controller & PHY
- + DFI 4.0 Compliant Interface with 1:1 (Matching), 1:2 and 1:4 Frequency Ratios
- + Optimized to provide a complete solution along with the Dolphin Technology DDR PHY solution
- + Built-in Gate Training, Read/Write Leveling, and VREF Training
- + Multi-Port Configurable AXI4 Interface with QoS Signaling, Single AXI4-Lite Programming Interface
-
SDRAM DDR4/3/2 Host Controller & PHY
- + DFI 4.0 Compliant Interface with 1:1 (Matching), 1:2 and 1:4 Frequency Ratios
- + Optimized to provide a complete solution along with the Dolphin Technology DDR PHY solution
- + Built-in Gate Training, Read/Write Leveling, and VREF Training
- + Multi-Port Configurable AXI4 Interface with QoS Signaling, Single AXI4-Lite Programming Interface
-
SDRAM DDRx & LPDDR4x Host Controller & PHY - TSMC 12nm 12FFC,FFC+
- + DFI 4.0 Compliant Interface with 1:1 (Matching), 1:2 and 1:4 Frequency Ratios
- + Optimized to provide a complete solution along with the Dolphin Technology DDR PHY solution
- + Built-in Gate Training, Read/Write Leveling, and VREF Training
- + Multi-Port Configurable AXI4 Interface with QoS Signaling, Single AXI4-Lite Programming Interface
-
MRDIMM DDR5 & DDR5/4 PHY & Controller
- The DDR IP Mixed-Signal MRDIMM DDR5 PHY and DDR5/4 Combo PHY provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible SDRAM or MRDIMM/ RDIMM/ LRDIMM/ UDIMM DDR5 devices
- It is optimized for low-power and high-speed applications with robust timing and small silicon area
- It supports all JEDEC DDR5/4 SDRAM components in the market
-
LPDDR4/4x/5/5x PHY
- Supports JEDEC SDRAM standards including LPDDR4 (1.1V), LPDDR4x (0.6V), LPDDR5/5x (0.5V)
- Supports data rates up to 4,266 Mbps LPDDR4/LPDDR5 and up to 8,533 Mbps LPDDR5x
- Support for 16, 32 and 64-bit operation
-
DDR multiPHY IP
- Support for JEDEC standard DDR2, DDR3/3L/3U, LPDDR, and LPDDR2 SDRAMs
- When combined with a Synopsys Universal DDR digital controller core and Verification IP Synopsys provides a complete multi-protocol DDR interface IP solution
- Scalable architecture that supports from 0 to 1066 Mbps
- DFI 2.1 interface to controller
-
Gen 2 DDR multiPHY IP
- Support for JEDEC standard LPDDR2, LPDDR3, and DDR3 SDRAMs
- Scalable architecture that supports data rates up to DDR3-2133
- Support for DIMMs
- Delivery of product as a hardened mixed-signal macrocell components allows precise control of timing critical delay and skew paths
-
DDR3/2 PHY - TSMC 40LP25
- When combined with a Synopsys DDR memory or protocol controller and verification IP, Synopsys provides a complete DDR3/2 interface IP solution
- Scalable architecture that supports the speed range from DDR2-667 up to DDR3-2133
- Support for DDR3L (1.35V DDR3)
- Support for DDR2 and DDR3 DIMMs
