IP Catalog > 12-bit ADC

12-bit ADC IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (179)
Compare 179 IP from 35 vendors (1 - 10)
  • 12-bit ADC on Samsung 8nm LN08LPP
    • The sf_adc0802x_ln08lpp_306011 is a 1.8V/0.75V dual supply-voltage 16-ch 12-bit analog-to-digital converter (ADC) that supports conversion rate (FS) up to 1MS/s, designed in 8nm CMOS FinFET process.
    • It consists of a 16-to-1 analog input MUX, a successive approximation (SAR) type monolithic ADC, a clock generator, and level-shifters for low voltage digital interface.
    Block Diagram -- 12-bit ADC on Samsung 8nm LN08LPP
  • 12-bit ADC on Samsung 4nm LN04LPE
    • ADC0401X is a 1.2-V/0.75-V dual supply voltage 16-channel 12-bit Analog-to-Digital Converter (ADC) that supports conversion rate (FS) up to 1 MS/s, designed in 4-nm CMOS FinFET process.
    Block Diagram -- 12-bit ADC on Samsung 4nm LN04LPE
  • 12-bit ADC on Samsung 28nm LN28FDS
    • The ADC2859X is a 1.8V/1.1V dual supply-voltage 16-ch 12-bit analog-to-digital converter (ADC) with 3-ch S/H(sample and hold) that supports conversion rate (FS) up to 1.25MS/s, designed in 28nm FDS CMOS process.
  • Video ADC - 12-bit Successive Approximation Register (SAR) ADC
    • The analog-to-digital converter is a differential high speed low power IP which uses Successive Approximation Register (SAR) architecture to achieve 12-bit resolution.
    • The ADC includes a core internal SAR ADC which consists of sample/hold circuits, a capacitive DAC, a comparator and logic control circuits.
    • The ADC is designed with high dynamic performance for input signal frequencies up to Nyquist.
    • It is perfectly suitable for broadband communication applications.
    Block Diagram -- Video ADC - 12-bit Successive Approximation Register (SAR) ADC
  • 12bit, 640Msps Dual channel IQ ADC IP Core
    • Technology: TSMC 22nm ULP process
    • Metal Scheme: 1P8M_5X1Z1U UT-AlRDL
    • Dual channel 12-bit, 640Msps Analog-to- Digital Converter
    • Differential analog input
  • Ramping 12-bit ADC with Sequencer
    • TSMC180 process
    • Small Area: 0.21mm^2
    • -40 to 125 Deg C
    Block Diagram -- Ramping 12-bit ADC with Sequencer
  • ADC 12-bit 80Mhz Dual channel - 3.3V
    • • 12-Bits pipeline architecture
    • • 40MS/s sampling rate
    • • No missing code guaranteed
    • • 2.0 Vp-p differential input
  • 12-Bit Pipeline ADC, 100MSPS - SMIC 55nm
    • 12-Bit Pipeline ADC, 100MSPS
×
Semiconductor IP