10G TCP IP Stack IP
Filter
Compare
11
IP
from 6 vendors
(1
-
10)
-
10G TCP Endpoint
- FullTCP/IP stackin FPGA logic
- Ultra-low latency
- Parameters
- Streaming Interfaces with in-order data
-
10G TCP Offload Engine+MAC+Host_IF Ultra-Low Latency (SXTOE)
- Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
- Fifth Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and mature TCP protocol offload implementation
- All stages of Full TCP stack implemented in High performance hardware
-
10G TCP Offload Engine+MAC+PCIe+Host_IF Very-Low Latency (XTOE+PCIe)
- Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
- Provides lowest latency and highest bandwidth (NETWORK PROVEN)
-
200G / 100G / 40G / 25G / 10G / 1G TCP Offloading Engine
- The TCP Offloading Engine IP core (TOE200G/100G/40G/25G/10G/1G-IP) is the epochal solution implemented without CPU.
- Generally, TCP processing is so complicated that expensive high-end CPU is required.
- TOE-IP core series built by pure hardwired logic can take place of such extra CPU for TCP protocol management.
-
10 G bit TCP Offload Engine + PCIe/DMA SOC IP
- Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
- Fourth Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and TCP protocol proven.
-
1G/10G TCP/IP Hardware Stack
- The TCPIP-1G/10G core implements a complete TCP/IP Hardware Protocol Stack.
- More capable than many offloading engines, it allows systems to connect to an Internet Protocol (IP) network and exchange data using the TCP protocol without requiring assistance from — or even the presence of — a system processor.
-
-
10G-16K Sess. TCP + UDP Offload engine (INT-20011-16K)
- Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
- Seventh Generation TOE and System Solutions provide ‘Ultra-Low Latency’ and Ultra-High Performance with highest TCP bandwidth in Full Duplex. Network Tested and mature TCP protocol offload implementation
- All stages of Full TCP stack implemented in High performance hardware
-
TCP/IP Offload Engine - 10G/ 25G/40G/100Gbit/s TCP/IP
- 1 to 256 Simultaneous connections
- Server/Client roles, configurable per connection
- Automatically establish & tear-down connections
- All-RTL send/receive for extremely low latency
-
1G TCP Offload Engine TOE Very Low Latency (TOE)
- Ideal for high performance and mid performance specialized, differentiable ASICs or FPGAs for Network security or Network infrastructure applications
- Less than 4000 Xilinx slices, Altera ALMs or 150,000 ASIC gates + on-chip memory
- Fully integrated 100 M bit/1-G bit high performance EMAC.
- Scalable MAC Rx FIFOs and Tx FIFOs make it ideal for optimizing system performance.
