SD/eMMC PHY, SDIO, eMMC IO for UMC
Welcome to the ultimate
SD/eMMC PHY, SDIO, eMMC IO
for
UMC
hub! Explore our vast directory of
SD/eMMC PHY, SDIO, eMMC IO
for
UMC
All offers in
SD/eMMC PHY, SDIO, eMMC IO
for
UMC
Filter
Compare
36
SD/eMMC PHY, SDIO, eMMC IO
for
UMC
from
2
vendors
(1
-
10)
-
LVDS Deserializer IP
- The MXL-DS-LVDS is a high performance 4-channel LVDS Deserializer implemented using digital CMOS technology.
- Both the serial and parallel data are organized into four channels. The parallel data can be 7 or 10 bits wide per channel. The input clock is 25MHz to 165MHz. The De-serializer is highly integrated and requires no external components.
