IP Catalog > Foundries > UMC > Memory & Libraries IP > I/O Library IP > High-speed IP

High-speed IP for UMC

Welcome to the ultimate High-speed IP for UMC hub! Explore our vast directory of High-speed IP for UMC
All offers in High-speed IP for UMC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (73)
Compare 73 High-speed IP for UMC from 5 vendors (1 - 10)
  • LVDS interfaces
    • Wide operating range
    • High data rates
    • Very flexible programmability
    • Excellent signal integrity
    • TIA/EIA644A LVDS and sub-LVDS compatibility
    • Receiver also compatible with LVPECL
    Block Diagram -- LVDS interfaces
  • 1.25 Gbps 4-Channel LVDS Deserializer in Samsung 28FDSOI
    • 25-180 MHz clock support
    • Up to 1.25 Gbps bandwidth
    • Up to 5.0 Gbps data throughput
    • Full Low power CMOS design
    Block Diagram -- 1.25 Gbps 4-Channel LVDS Deserializer in Samsung 28FDSOI
  • 666 Mbps LVDS Transceiver IP
    • 666 Mbps operation per channel
    • Low power dissipation
    • No external components
    • Integrated termination resistors in transmitter and receiver.
    Block Diagram -- 666 Mbps LVDS Transceiver IP
  • LVDS TX+ (Transmitter) in UMC 40LP
    • Compatible with TIA/EIA-644 LVDS Standard
    • 49 Mbps - 770 Mbps bandwidth/channel
    • Up to 3.08 Gbps data throughput
    Block Diagram -- LVDS TX+ (Transmitter) in UMC 40LP
  • Camera 6/7-mode Combo Receiver - 1G/1.5Gbps
    • The CL12684KM4-8-12-16R3AM6-7ZIP is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to Host System.
    • The CL12684KM4-8-12-16R3AM6-7ZIP is designed to support data rate in excess of maximum 1Gbps utilizing sub-LVDS / mini-LVDS / LVDS / HiSPi(SLVS-400, HiVCM) / MIPI-DPHY / CMOS-1.8V / CMOS-3.3V interface specification.
  • LCD Host LVDS Interface, Dual Pixel 20-112Mhz (SVGA/QXGA)
    • 1P6M layout structure based on 0.18um 1P6M 1.8V generic logic process.
    • 3.3V/1.8V ±10% supply voltage, -40/+125°C
    • Complies with OpenLDI specification for digital display interfaces and LVDS IEEE Standard 1596.3-1996+ ANSI/TIA/EIA-644-A Specifications.
    • Up to 5.38Gbps bandwidth
  • FPD-link, 30-Bit Color LVDS Receiver, 20-112Mhz
    • 1P7M/1P8M/1P9M/1P10M layout structure based on 65nm Logic 1P10M Salicide 1.2V/2.5V process.
    • 1.2V/2.5V ±10% supply voltage, -40/+125°C
    • Complies with OpenLDI specification for digital display interfaces and LVDS IEEE Standard 1596.3-1996+ ANSI/TIA/EIA-644-A Specifications.
    • Up to 3.92Gbps bandwidth (20 to 112Mhz pixel clock)
  • Dual RSDS Transmitter, 30-bit color, 80-400Mb/s (SVGA/Full HDTV@120Hz)
    • • 40 to 200 Mhz Pixel rate per channel ( 80 to 400 Mb/s SDR input, 80 to 400 Mb/s DDR output)
    • • 30 DATA + 9 RSDS CLK channels
    • • Complies with RSDS “Intra-Panel” Interface Specification rev1.0, May 2003.
    • • 1P6M layout structure based on 0.13um 1P6M generic logic process.
  • Dual RSDS Transmitter, 30-bit color, 40-300Mb/s (SVGA/UXGA/full HDTV) LCD & Plasma display
    • • 20 to 150 Mhz Pixel rate per channel ( 40 to 300 Mb/s SDR input, 40 to 300 Mb/s DDR output )
    • • 30 DATA + 9 RSDS CLK channels
    • • Complies with RSDS “Intra-Panel” Interface Specification rev1.0, May 2003.
    • • 1P6M layout structure based on 0.18um 1P6M generic logic process.
  • FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA)
    • 1P6M layout structure based on 0.18um 1P6M 1.8V generic logic process.
    • 3.3V/1.8V 10% supply voltage, 0/+125C
    • Complies with OpenLDI specification for digital display interfaces and LVDS IEEE Standard 1596.3-1996+ ANSI/TIA/EIA-644-A Specifications.
    • Up to 3.15Gbps bandwidth (8 to 90Mhz pixel clock for 1 channel)
×
Semiconductor IP