1.8V Sub-LVDS Receiver 650Mbps; UMC 28nm HPC process
Overview
1.8V Sub-LVDS Receiver 650Mbps; UMC 28nm HPC process
Technical Specifications
Foundry, Node
UMC 28nm
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- Camera Combo Receiver - 2.4Gbps 8-Lane - TSMC 28nm HPC
- Camera Combo Receiver - 2.4Gbps 8-Lane - TSMC 28nm HPC
- Camera Combo Receiver - 2.5Gbps 8-Lane - TSMC 28nm HPC
- Sub-LVDS receiver followed by 1:4 de-serializer