100MHz single-ended to differential clock buffer for UMC 40nm LP.
Overview
100MHz single-ended to differential clock buffer for UMC 40nm LP.
Technical Specifications
Short description
100MHz single-ended to differential clock buffer for UMC 40nm LP.
Vendor
Vendor Name
Foundry, Node
UMC 40nm
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- 100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
- Differential Clock Receiver to CML on TSMC CLN2P
- Differential Clock Receiver to CML on TSMC CLN3P-CLN3X
- Differential Clock Receiver to CML on TSMC CLN4P
- Differential Clock Receiver to CML on TSMC CLN5
- Differential Clock Receiver to CML on TSMC CLN5A