IP Catalog > Foundries > TSMC > Memory Controller/PHY IP > LPDDR IP > LPDDR5 IP > LPDDR5 PHY IP

LPDDR5 PHY IP for TSMC

Welcome to the ultimate LPDDR5 PHY IP for TSMC hub! Explore our vast directory of LPDDR5 PHY IP for TSMC
All offers in LPDDR5 PHY IP for TSMC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (8)
Compare 8 LPDDR5 PHY IP for TSMC from 3 vendors (1 - 8)
Filter:
  • 7nm
  • LPDDR5/4/4X PHY - TSMC N7 for Automotive, ASIL B Random, AEC-Q100 Grade 2
    • Supports JEDEC standard LPDDR5X, LPDDR5, LPDDR4 and LPDDR4X SDRAMs
    • Support for data rates up to 6400 Mbps
    • Designed for rapid integration with Synopsys’ LPDDR5/4/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5/4/4X PHY - TSMC N7 for Automotive, ASIL B Random, AEC-Q100 Grade 2
  • LPDDR5/4/4X PHY - TSMC N7
    • Supports JEDEC standard LPDDR5X, LPDDR5, LPDDR4 and LPDDR4X SDRAMs
    • Support for data rates up to 6400 Mbps
    • Designed for rapid integration with Synopsys’ LPDDR5/4/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5/4/4X PHY - TSMC N7
  • TSMC CLN7FFLVT 7nm LPDDR5 PHY - 6400Mbps
    • Supports LPDDR5
    • DFI 5.1 compliant
    • Supports x4, x8 and x16 DRAMs
    • Up to 72 bits wide and up to 4 ranks
    Block Diagram -- TSMC CLN7FFLVT 7nm LPDDR5 PHY - 6400Mbps
  • TSMC CLN7FF 7nm LPDDR5 PHY - 6400Mbps
    • Supports LPDDR5
    • DFI 5.1 compliant
    • Supports x4, x8 and x16 DRAMs
    Block Diagram -- TSMC CLN7FF 7nm LPDDR5 PHY - 6400Mbps
  • LPDDR5X Secondary/Slave (memory side!) PHY
    • JEDEC standard LPDDR5X @ 8533Mbps (Mbits per second per pin)
    • Flexible channel architecture – 16- or 32-bit data path widths, supporting either single x32 channel or two x16 channels – 64-bit support, supporting two x32 channels
    • Support for byte-mode DRAM devices for high capacity systems
    • ZQ Calibration
  • LPDDR5 Secondary/Slave (memory side!) PHY
    • JEDEC standard LPDDR5 @ 6400 Mb per second per pin.
    • Flexible channel architecture – 16- or 32-bit data path widths, supporting either single x32 channel or two x16 channels – 64-bit support, supporting two x32 channels
    • Support for byte-mode DRAM devices for high capacity systems
    • ZQ Calibration
  • LPDDR5/4/4X PHY in TSMC (N7) for Automotive
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR5 SDRAMs up to 6400 Mbps
    • Compatible with JEDEC standard LPDDR4 and LPDDR4X SDRAMs up to 4267 Mbps
    • DFI 5.0 compliant interface to the memory controller
  • LPDDR5/4/4X PHY in TSMC (16nm, 12nm, N7, N6, N5)
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR5 SDRAMs up to 6400 Mbps
    • Compatible with JEDEC standard LPDDR4 and LPDDR4X SDRAMs up to 4267 Mbps
    • DFI 5.0 compliant interface to the memory controller
×
Semiconductor IP