Memory Controller/PHY IP for TSMC
Welcome to the ultimate
Memory Controller/PHY IP
for
TSMC
hub! Explore our vast directory of
Memory Controller/PHY IP
for
TSMC
All offers in
Memory Controller/PHY IP
for
TSMC
Filter
Compare
374
Memory Controller/PHY IP
for
TSMC
from
18
vendors
(1
-
10)
-
TSMC 22ULL 1.8V/3.3V SD/eMMC PHY AG2
- Synopsys SD/eMMC PHY provides an optimal balance for cost and performance for storage solutions
- Synopsys SD/eMMC PHY is a hard IP that can be used to implement a single interface that can accomplish 4-bit, 8-bit eMMC & 4-bit SD operations
- It includes an optional digi logic circuitry which is required for high-speed operations
- It complies with eMMC 5.1 (JESD84-B51A) and SDIO 6.0 JEDEC standards
-
TSMC N3E SD/eMMC PHY North/South Poly Orientation
- Synopsys SD/eMMC PHY provides an optimal balance for cost and performance for storage solutions
- Synopsys SD/eMMC PHY is a hard IP that can be used to implement a single interface that can accomplish 4-bit, 8-bit eMMC & 4-bit SD operations
- It includes an optional digi logic circuitry which is required for high-speed operations
- It complies with eMMC 5.1 (JESD84-B51A) and SDIO 6.0 JEDEC standards
-
TSMC N3P SD/eMMC PHY North/South Poly Orientation
- Synopsys SD/eMMC PHY provides an optimal balance for cost and performance for storage solutions
- Synopsys SD/eMMC PHY is a hard IP that can be used to implement a single interface that can accomplish 4-bit, 8-bit eMMC & 4-bit SD operations
- It includes an optional digi logic circuitry which is required for high-speed operations
- It complies with eMMC 5.1 (JESD84-B51A) and SDIO 6.0 JEDEC standards
-
DDR3 and DDR4 Controller and PHY on TSMC 12nm
- This DDR3/4 IP combo solution presented, is meticulously designed for high performance and low power consumption, utilizing sophisticated architecture and advanced technology.
- Fabricated in TSMC’s 12nm CMOS process, this solution includes both controller and PHY IPs, providing comprehensive support for DDR3 and DDR4 memory interfaces.
-
ONFi PHY 4.0 (FPHY+MDLL+SDLL Regulator) (Silicon Proven in TSMC 28HPC+)
- Support ONFi 4.0 IO Electrical Specification
- Support Legacy up to 50MHz
- Support NV-DDR2 with operating frequency up to 533Mbps
- Support NV-DDR3 with operating frequency up to 800Mbps
-
TSMC CLN3FFP HBM4 PHY
- IGAHBMZ03A is a High Bandwidth Memory 4 Physical Layer (HBM4 PHY) that is compliant with JEDEC HBM4 DRAM Specification JESD270-4.
- Fabricated in the TSMC 3 nm Advanced process node (N3P), it supports the data rate up to 12 Gbps per data pin in the DDR PHY Interface (DFI)-like 1:4 clock frequency ratio (HBM4 controller clock: WDQS = 1:4).
-
Serial ATA (SATA) PHY Transceiver IP
- SMS6000 is a fully integrated CMOS transceiver that handles the low level Serial ATA protocol and signaling.
- It contains all necessary Clock synthesis, Clock Recovery, Serializer, Deserializer, Comma detect for 8B/10B encoded data and Frame alignment functionalities.
-
GDDR6 PHY IP for 12nm
- JEDEC JESD250 compliant GDDR6 support
- X16 mode, X8 mode, and pseudo-channel mode
- Low frequency RDQS mode support
-
TSMC CLN7FF HBM3 PHY
- IGAHBMX03A is a HBM3 (High Bandwidth Memory) PHY IP compliant to the JEDEC HBM3 DRAM Specification Rev 0.95.
- Built on TSMC 7nm process node, it supports data rate up to 7200 Mbps per data pin with DFI 1:4 clock frequency ratio (controller clock : WCK = 1:4).
-
M31 eMMC/SDIO at TSMC 28HPC+ Process
- Supports HS400 (400Mbps), HS200 (200Mbps), High-speed DDR (52Mbps) and etc.
- Consisting of driver, receiver & pull-up/down resistors
- Power-sequence free
- Provides multi-driving-strength selection