Clock Generator PLL IP for TSMC

Welcome to the ultimate Clock Generator PLL IP for TSMC hub! Explore our vast directory of Clock Generator PLL IP for TSMC
All offers in Clock Generator PLL IP for TSMC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 7 Clock Generator PLL IP for TSMC from 2 vendors (1 - 7)
Filter:
  • 6nm
  • Differential Clock Receiver to CML on TSMC CLN6FF
    • Differential IO clock receiver
    • CML differential output to chip core
    • Wide Ranges of input frequencies for diverse clocking needs
    • Implemented with Analog Bits’ proprietary architecture
  • TSMC CLN6FFLVT 6nm Clock Generator PLL - 600MHz-3000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN6FFLVT 6nm Clock Generator PLL - 300MHz-1500MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN6FFLVT 6nm Clock Generator PLL - 1200MHz-6000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN6FF 6nm Clock Generator PLL - 400MHz-2000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN6FF 6nm Clock Generator PLL - 200MHz-1000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN6FF 6nm Clock Generator PLL - 800MHz-4000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
×
Semiconductor IP