IP Catalog > Foundries > SMIC > Memory & Libraries IP > I/O Library IP > General-Purpose I/O (GPIO) IP

General-Purpose I/O (GPIO) IP for SMIC

Welcome to the ultimate General-Purpose I/O (GPIO) IP for SMIC hub! Explore our vast directory of General-Purpose I/O (GPIO) IP for SMIC
All offers in General-Purpose I/O (GPIO) IP for SMIC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (109)
Compare 109 General-Purpose I/O (GPIO) IP for SMIC from 5 vendors (1 - 10)
  • 2.5 Gbps Transceiver core
    • 1.6 to 2.5 Gbps operation
    • 1.8V power supply, CMOS design
    • Low power dissipation
    • Minimal external components
    Block Diagram -- 2.5 Gbps Transceiver core
  • CSMC 0.13um LP IO Library
    • CSMC 0.13um LP Logic 1P8M Salicide 1.2V/3.3V Process.
    • 3.3V I/O, 1.2V Core, 5V Tolerant.
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
  • CSMC 0.13um IO Library
    • CSMC 0.13um Logic 1P8M Salicide 1.2V/3.3V Process.
    • 3.3V I/O, 1.2V Core, 5V Tolerant.
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
  • CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
    • VeriSilicon CSMC 0.13μm 1.2V/3.3V DUP I/O Cell Library supports design with six, seven or eight layers of metal.
  • 3.3V Wide-Range General Purpose I/O Pad Set
    • Multi-Voltage (1.2V, 1.5V, 1.8V)
    • LVCMOS / LVTTL input with selectable hysteresis
    • Programmable drive strength (rated 2mA to 12mA)
    • Selectable output slew rate
  • 3.3V Wide-Range General Purpose I/O Pad Set
    • Bidirectional GPIO Driver Features
    • ? Multi-Voltage (1.2V, 1.5V, 1.8V)
    • ? LVCMOS / LVTTL input with selectable hysteresis
    • ? Programmable drive strength (rated 2mA to 12mA)
  • SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO
    • SMIC 0.13um Logic High Speed 1P7M Salicide 1.2V/1.5V process
    • 1.2V core and 1.5V External interface
    • Meet HSTL DC input levels and HSTL AC output levels
    • On Die Terminate Resistor
  • SMIC 0.18um SSTL3
    • SMIC 0.18um Logic 1P6M Salicide 1.8V/3.3V process
    • 1.8V core and 3.3V External interface
    • Meet SSTL3 DC input levels and SSTL3 AC output levels
    • Cell count: 21 cells, which are 8 pad body, 2 power cut cells, 1 corner cell, 8 fillers, 2 pad heads
  • SMIC 0.15um SSTL3
    • SMIC 0.15um Logic 1P7M Salicide 1.5V/3.3V process
    • 1.5V core and 3.3V External interface
    • Meet SSTL3 DC input levels and SSTL3 AC output levels
    • Cell count: 21 cells, which are 8 pad body, 2 power cut cells, 1 corner cell, 8 fillers, 2 pad heads
  • SMIC 0.18um SSTL2
    • SMIC 0.18um Logic 1P6M Salicide 1.8V/3.3V process
    • 1.8V core and 2.5V External interface
    • Meet SSTL2 DC input levels and SSTL2 AC output levels
    • Cell count: 21 cells, which are 8 pad body, 2 power cut cell, 1 corner cell, 8 filler, 2 pad head
×
Semiconductor IP