MIPI D-PHY IP for Samsung
Welcome to the ultimate
MIPI D-PHY IP
for
Samsung
hub! Explore our vast directory of
MIPI D-PHY IP
for
Samsung
All offers in
MIPI D-PHY IP
for
Samsung
Filter
Compare
13
MIPI D-PHY IP
for
Samsung
from
4
vendors
(1
-
10)
-
MIPI D-PHY - 28nm, 14nm, 8nm, 5nm, 4nm
- The MIPI D-PHY IP is a hard-macro PHY for CSI RX and DSI TX. IO pads and EDS structures are included.
- In addition, extensive built-in self-test features, such as loopback and scan, are supported.
- It offers a cost-effective and low-power solution.
-
MIPI DPHY v1.2 TX 4 Lanes - SS 8LPU 1.8V, North/South Poly Orientation for Automotive ASIL B Random, AEC-Q100 Grade 1
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
-
MIPI DPHY v1.2 RX 2 Lanes - SS 8LPU 1.8V, North/South Poly Orientation for Automotive ASIL B Random, AEC-Q100 Grade 1
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
-
MIPI DPHY v1.2 TX 4 Lanes - SS 8LPU 1.8V, North/South Poly Orientation
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
-
MIPI DPHY v1.2 RX 4 Lanes - SS 8LPU 1.8V, North/South Poly Orientation
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
-
MIPI DPHY v1.2 RX 2 Lanes - SS 8LPU 1.8V, North/South Poly Orientation
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
-
MIPI DPHY
- Silicon proven in 22, 28, 55, 110nm from Global Foundries, Samsung and SMIC
- Compliant to the MIPI D-PHY spec v1.1 (SEC28/SMIC55/SMIC110)
- Lane type:1 clock + 4 data, bi-directional
- Built-in self test function
-
MIPI DPHY-RX
-
Data rate per lane: High-Speed mode 80M~2.5G bps, Low-Power mode 10Mbps
-
Silicon proven in GlobalFoundries 22FDX process
-
Compliant to the MIPI D-PHY spec v1.2
-
Lane type:1 clock + 4 data(D0 is bi-dir)
-
Support for DPHY Ultra Low Power State
-
-
MIPI DPHY-TX - GlobalFoundries 22FDX process
- Data rate per lane: High-Speed mode 80M~2.5G bps, Low-Power mode 10Mbps
- Silicon proven in GlobalFoundries 22FDX process
- Compliant to the MIPI D-PHY spec v1.2
- Support HiSPi-SLVS TX compatible mode
-
MIPI D-PHY Transmitter/Receiver for DSI/CSI-2 Samsung 28nm FD-SOI
- 4 Data Channel transmitter/receiver hard macro for DSI/CSI-2 of Samsung 28nm FD-SOI process
