IP Catalog > DSP & Math IP > Error Correction/Detection IP > Viterbi IP

Viterbi IP

Welcome to the ultimate Viterbi IP hub! Explore our vast directory of Viterbi IP
All offers in Viterbi IP
Filter
Filter

Login required.

Sign in

Search (24)
Compare 24 Viterbi IP from 15 vendors (1 - 10)
  • Viterbi decoder (burst-mode),
    • The CMS0002 Viterbi Decoder core implements Viterbi’s algorithm for maximum likelihood decoding of non-feedback convolutional codes. Applications include DOCSIS (J.83B), DVB T, 802.11a and 802.16.
    • The basic 1/2 rate convolutional encoder and decoder are shown above. For each input bit, two encoded bits are produced. The rate can be increased to 2/3, 3/4, 5/6, or 7/8 by non transmission (puncture) of certain bits. Punctured codes lose coding gain as the redundant content decreases.
    Block Diagram -- Viterbi decoder (burst-mode),
  • Viterbi decoder (tail-biting)
    • The CMS0008 Viterbi Decoder core implements Viterbi’s algorithm for maximum likelihood decoding of non-feedback convolutional codes.
    • The basic 1/2 rate convolutional encoder and decoder are shown above. For each input bit, two encoded bits are produced. The rate can be increased to 2/3, 3/4, 5/6, or 7/8 by non transmission (puncture) of certain bits. Punctured codes lose coding gain as the redundant content decreases.
    Block Diagram -- Viterbi decoder (tail-biting)
  • Generic Open Source Viterbi Decoder
    • Design-time configuration of encoder polynomials (different number of states and different code rates).
    • Support for recursive and non-recursive convolutional codes.
    • Windowing technique for reduced latency and memory requirements (with acquisition).
    • Design-time configuration of quantization, maximum window size, RAM usage (distributed RAM vs. Block RAM).
    Block Diagram -- Generic Open Source Viterbi Decoder
  • Viterbi Decoder
    • Parameterizable Viterbi decoder
    • Available for ispXPGA and ORCA 4
    • Single clock synchronous design
    • Soft decision with parameterizable soft width
    Block Diagram -- Viterbi Decoder
  • Block Viterbi Decoder
    • Compatible with IEEE 802.16-2004 SC PHY/ OFDM PHY, IEEEE802.11a, 3GPP, 3GPP2, and DVB standards
    • Supports multiple code rates: 1/2, 1/3, ... 1/7 for non-punctured codes, 2/3, 3/4, ..., 12/13 for punctured codes, and from m/(m+1) to m/(2m-1), where m is from 1 to 12, for dynamic punctured codes
    • Variable constraint length from 3 to 9
    • Supports dynamically variable code rates and puncture patterns
    Block Diagram -- Block Viterbi Decoder
  • Viterbi Decoder
    • Hard or soft decoder with configurable soft bit widths
    • Parameterisable generator polynomials
    • Parameterisable code Constraint length
    Block Diagram -- Viterbi Decoder
  • Viterbi Decoder
    • Supports 1/N coderates
    • Configurable constraint length
    • Configurable generator polynomials
    • Configurable precision of state metrics
    Block Diagram -- Viterbi Decoder
  • Viterbi Decoder
    • Supports 1/N coderates
    • Configurable constraint length
    • Configurable generator polynomials
    • Configurable precision of state metrics
    Block Diagram -- Viterbi Decoder
  • Configurable Viterbi Decoder
    • Support for zero-tail and tail-biting Viterbi decoding algorithms.
    • Configurable constraint length.
    • Configurable trace-back depth.
    • Configurable code rate and soft bits.
    Block Diagram -- Configurable Viterbi Decoder
  • WCDMA Release 9 compliant Viterbi Decoder
    • 3GPP TS 25.212 V 9.5.0 Release 9
    • Supports all block sizes i.e., K=40 - 504.
    • Constraint length of 9
    Block Diagram -- WCDMA Release 9 compliant Viterbi Decoder
×
Semiconductor IP