Single Port SRAM Compiler IP, Support Repair Features, UMC 90nm LL process
Overview
UMC 90nm LL/RVT Logic process synchronous high density Single Port SRAM memory compiler with redundancy feature.
Technical Specifications
Foundry, Node
UMC 90nm LL
UMC
Pre-Silicon:
90nm
LL
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and speed - Dual Voltage - Compiler range up to 640 kbits
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 640 k