Low noise PLL operating at up to 3.25GHz (90nm UMC)
Overview
PSI3GRP_U9 is a low jitter PLL operating from 1GHz to 3.25GHz. PSI3GRP_U9 can be used for a wide range of applications in SERDES transceivers such as XAUI, RXAUI, SGMII, SATA, SAS, FC. It can also be used in many other applications for clock generation.
Key Features
- Low jitter PLL for a wide range of applications
- Output frequencies 1-3.25GHz.
- Reference clock 100-156.25MHz
- Power supply 1.2V
- UMC 90nm SP
Technical Specifications
Foundry, Node
UMC 90nm SP
UMC
Silicon Proven:
90nm
G
Related IPs
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 1.16 to 1.26 and 1.56 to 1.61 GHz low noise amplifier with 27.5dB gain
- PCIe Gen4 RX/TX IP Supporingt PCIe 1.0/2.0/3.0/4.0 up to 16Gbps. CTLE boosts up to 18dB at 8GHz
- Low noise PLL operating at up to 3.25GHz (40nm TSMC)
- Low noise PLL operating at 1.25GHz and 625MHz (90nm UMC)
- Wide range PLL operating from 135MHz to 945MHz (90nm UMC)