Low noise PLL operating at 1.25GHz and 625MHz (90nm UMC)
Overview
PSI1GLP_U9 is a low jitter PLL operating at 1. 25GHz or 625GHz. PSI1GLP_U9 can be used for a wide range of applications in SERDES transceivers such as GPON, SGMII. It can also be used in many other applications for clock generation.
Key Features
- Low jitter PLL for a wide range of applications
- Output frequencies 1.25GHz and 625MHz
- Reference clock 156.25 MHz with 1/2, 1/4 and 1/8 speed
- Single power supply 0.9-1.3V
- UMC 90nm SP
Technical Specifications
Short description
Low noise PLL operating at 1.25GHz and 625MHz (90nm UMC)
Vendor
Vendor Name
Foundry, Node
UMC 90nm SP
UMC
Silicon Proven:
90nm
G
Related IPs
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- UMC L90SP 90nm Clock Generator PLL - 240MHz-1200MHz
- UMC L90SP 90nm Clock Generator PLL - 120MHz-600MHz
- UMC L90SP 90nm Clock Generator PLL - 60MHz-300MHz
- UMC L90SP 90nm DDR DLL - 80MHz-400MHz
- UMC L90SP 90nm DDR DLL - 60MHz-300MHz