E34 Standard RISC V Core
Overview
The SiFive E34 Standard Core adds single-precision floating-point to the SiFive E31 Standard Core, the world�¢����s most deployed RISC-V core. The E34 enables advanced applications which require hardware floating-point capabilities such as signal processing and motor control.
Key Features
- Fully compliant with the RISC-V ISA specification
- RV32IMAFC Support
- RV32I - 32-bit RISC-V with 32 integer registers
- Integer Multiplication and Division (M) support
- Atomic (A) extension for high-performance, portable software
- Floating-Point (F) extension for hardware floating-point instructions
- Compressed (C) extension for better code density
- Machine and User Mode Support
- In-order, 5-6 stage variable pipeline
- Advanced Memory Subsystem
- 16KB, 2-way Instruction Cache
- Instruction Tightly Integrated Memory (ITIM) option
- Up to 64KB Data Tightly Integrated Memory (DTIM) support
- Efficient and Flexible Interrupts
- Local interrupts w/ vectored addresses - up to 16
- Platform Level Interrupt Controller (PLIC) - 127 interrupts w/ 7 priority levels
- RISC-V Core Local Interruptor (CLINT) - 1 timer, 1 SW
- 8-Region Physical Memory Protection (PMP)
- High performance TileLink Interface
- 2.58/1.61 DMIPS/MHz (Best Effort/Legal)
- 3.01 CoreMark/MHz
Block Diagram
Technical Specifications
Short description
E34 Standard RISC V Core
Vendor
Vendor Name
Related IPs
- Ultra-Compact Advanced Encryption Standard (AES, FIPS-197) Core
- Advanced Encryption Standard (AES-128) core with AMBA AHB interface
- Ultra-Compact Data Encryption Standard (DES/3DES) Core
- Over-voltage Protection Module to handle Over-voltage operation (up to 5.5 V) while using standard process 3.3 V devices
- 9 track thick oxide standard cell library at TSMC 180 - low leakage and direct battery connection (operating voltages from 1.62 V to 3.63 V)
- E31 Balanced performance and efficiency RISC V core