DC-DC IP, Input: 3.3V, Output: 5V/100mA, UMC 40nm LP process
Overview
Boosting voltage from 3.3V to 5V, 100mA driving capability, Pulse Width Modulator, UMC 40nm Logic LP/RVT Low-K process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- General Purpose Input / Output Controller (GPIO)
- DC/DC - Input 1.2~2.5V, output 3.3V
- DC/DC - Input 5.0V/4.2V, output 1.8V/1.2V
- Horizontal Down-scaler (Customized to two input resolutions and two output resolutions)**