DC-DC IP, Input: 3.3V, Output: 5V/100mA, UMC 90nm SP process
Overview
Boosting voltage from 3.3V to 5V, 100mA driving capability, Ivcca=200uA @ Idrive=0mA, Pulse Width Modulator, UMC 90nm SP/RVT Low-K process.
Technical Specifications
Foundry, Node
UMC 90nm SP
UMC
Pre-Silicon:
90nm
SP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- DC-DC IP, Input: 3.3V, Output: 5V/100mA, UMC 65nm SP process
- DC/DC - Input 1.2~2.5V, output 3.3V
- DC/DC - Input 5.0V/4.2V, output 1.8V/1.2V
- Horizontal Down-scaler (Customized to two input resolutions and two output resolutions)**
- 2D Up-scaler (Customized to two input resolutions and two output resolutions)**