Other

All offers in Other
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 192 Other from 26 vendors (1 - 10)
  • Octuple 20uA Bias Current Source
    • The TS_CS_20uA_X8 is a current generator sourcing 20µA via each terminal IBPU<0> through IBPU<7>, for the biasing of other TES IPs like TS_FS_9M70_X8 and TS_VA_LNDC_X8 (for the latter IP, its input reference current must be mirrored from one Bias output by a simple cascoded NMOS circuit)

    Block Diagram -- Octuple 20uA Bias Current Source
  • Ka Band power detector
    • The WEAKA01PD22G is a power detector capable of detecting signals in the range of 3 dBm to 18 dBm with an accuracy of +/-0.5 dB
    • It produces a voltage proportional to the received signal power with the maximum output voltage being 1.1 V
    • It consists of 2 parts, the RF and the Analog processing part
    • Multiplexing can also be used to support multiple RF inputs with minimal impact on the silicon area using the same analog part
    Block Diagram -- Ka Band power detector
  • Linear Li-Ion Battery Charger - Programmable charging current up to 1.1A Fast Charge - SilTerra 0.18um
    • This USB/AC Li-Ion battery charger is targeted for portable applications.
    • The charging current can be adjusted from 60mA up to 1.1A through an external resistor or by digital control.
    • The current provided to the system can also be adjusted up to 1.8A through the same procedure.
    Block Diagram -- Linear Li-Ion Battery Charger - Programmable charging current up to 1.1A Fast Charge - SilTerra 0.18um
  • ULP Bandgap Voltage Reference - 210nA consumption, 40ppm/ºC - Silterra 0.18um
    • This macro-cell is an ultra-low-power bandgap voltage reference (1.23V) with low temperature coefficient (>40ppm/ºC) consuming 210nA.
    • A 5-bit digital bus allows TC adjust against process variations. It provides a built-in 10nA PTAT current reference with 4 outputs.
    Block Diagram -- ULP Bandgap Voltage Reference - 210nA consumption, 40ppm/ºC - Silterra 0.18um
  • Linear Li-Ion Battery Charger - ±1% Accuracy (4.2V) / Up to 1.1A Fast Charge SilTerra 0.18um
    • This USB/AC Li-Ion battery charger is targeted for portable applications.
    • The full current charge can be set from 100mA to 1.1A. It provides a regulated voltage of 4.2V for powering external loads up to 2.3A in the absence of the battery.
    • The recommended supply input voltage range is 4.5V to 6.9V, however the battery charger can support from 3.3V up to 30V in idle mode.
    Block Diagram -- Linear Li-Ion Battery Charger - ±1% Accuracy (4.2V) / Up to 1.1A Fast Charge SilTerra 0.18um
  • Low-Noise Bandgap Reference - Low Noise: 63nV/√Hz, PSRR: -80dB - TSMC 0.18um CMOS (CLM18)
    • This macro-cell is a low noise, high PSRR voltage reference core designed for TSMC 0.18um (CLM18) CMOS technology.
    • The core is ideal for applications where noise performance is critical.
    • The circuit generates a buffered 1.185V, temperature-compensated bandgap voltage reference (40ppm/°C).
    Block Diagram -- Low-Noise Bandgap Reference - Low Noise: 63nV/√Hz, PSRR: -80dB - TSMC 0.18um CMOS (CLM18)
  • Power-On Reset - Threshold (1.6V­1.8V), Low Current (1.5µA) - Silterra 0.18 um
    • This macro-cell is a low consumption Power-On Reset (POR) core designed for SilTerra 0.18μm CL180GH5 5V CMOS technology.
    • The threshold sensing voltage ranges from 1.6V to 1.8V (default is 1.65V). A hysteresis of 100mV is added to avoid false reset glitches in noisy supplies.
    Block Diagram -- Power-On Reset - Threshold (1.6V­1.8V), Low Current (1.5µA) - Silterra 0.18 um
  • General Purpose PMU - Thermal shutdown and overvoltage protected - SilTerra 0.18 um
    • This macro-cell is a Power Management Unit (PMU) core designed for Silterra 0.18µm C18GH5 CMOS technology in TO (thick oxide) and HP (thin oxide) process.
    • The circuit has two linear voltage regulators (one of which has an external feedback connection), internal voltage and bias current generators, built-in poweron-reset (POR), thermal shutdown and overvoltage protection.
    Block Diagram -- General Purpose PMU - Thermal shutdown and overvoltage protected - SilTerra 0.18 um
  • Ultra Low Power PMU - (2.18µW) - SilTerra 0.18 um
    • This macro-cell is an ultra low consumption Power Management Unit (PMU) core designed for Silterra 0.18µm C18G CMOS technology TO (thick oxide) and HP (thin oxide) process.
    • The circuit has a shunt regulator, internal voltage and bias current generators, built-in power-on-reset and oscillator.
    Block Diagram -- Ultra Low Power PMU - (2.18µW) - SilTerra 0.18 um
  • Bandgap Voltage Reference - Low Integrated Noise (57.2µVrms) -TSMC 40nm
    • Vref=0.57V ±3.8% (without trimming)
    • 17.2uA current consumption in active mode
    • Supply voltage: 1.0–1.32V
    • Output noise: 57.2uVrms (integrated up to 20MHz)
    Block Diagram -- Bandgap Voltage Reference - Low Integrated Noise (57.2µVrms)  -TSMC 40nm
×
Semiconductor IP