General Purpose PMU - Thermal shutdown and overvoltage protected SilTerra 0.18 um
Overview
This macro-cell is a Power Management Unit (PMU) core designed for Silterra 0.18µm C18GH5 CMOS technology in TO (thick oxide) and HP (thin oxide) process. The circuit has two linear voltage regulators (one of which has an external feedback connection), internal voltage and bias current generators, built-in poweron-reset (POR), thermal shutdown and overvoltage protection. An internal voltage reference provides a range of voltages for the sake of flexibility of the IP. The core is easily retargeted to any other CMOS technology with R-poly devices.
Key Features
- Regulated 1.8V output voltage with overvoltage protection
- Regulated 2.7V output voltage
- Bandgap reference = 1.2V
- Built-in current reference and POR
- Thermal shutdown
Block Diagram
Applications
- Battery Chargers
Deliverables
- Datasheet/Integration Guide
- HDL Model
- Flat GDSII database/LVS netlist
- Customer Support
Technical Specifications
Foundry, Node
SilTerra 0.18 um
Maturity
Silicon Proven
LFoundry
Silicon Proven:
150nm
Related IPs
- Ultra Low Power PMU - Shunt regulator SilTerra 0.18 um
- 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 um
- ULP Bandgap Reference - Ultra Low Current (150nA) Silterra 0.18 um
- Power-On Reset - Flexible Threshold (1-1.3V), Ultra Low Current (100nA) Silterra 0.18 um
- Li-Ion Battery Charger - ±1% Accuracy (4.2V) / Up to 1500mA Fast Charge Silterra 0.18 um
- 2MHz Ultra Low Power Oscillator - Ultra low power (720nW) Silterra 0.18 um