Why Embedded MRAMs Are the Future for Advanced-Node SoCs
Our intelligent, interconnected, data-driven world demands more computation and capacity. Consider the variety of smart applications we now have. Cars can transport passengers to their destinations using local and remote AI decision making. Robot vacuum cleaners keep our homes tidy. Smart watches can detect a fall and call emergency services. With high-volume computations comes greater demand for high memory capacity, along with an absolute necessity to reduce system-on-chip (SoC) power, especially for battery-operated devices.
As data gets generated by more sources, the data needs to be processed and accessed swiftly—especially for always-on applications. Embedded Flash (eFlash) technology, a traditional memory solution, is nearing its end, as scaling it below 28nm is highly expensive. In response, designers of IoT and edge-device SoCs, along with other AI-enabled chips, are seeking a low cost, area- and power-efficient alternative to support their growing appetite for memory.
As it turns out, the new memory solution ideal for low-power, advanced-node SoCs isn’t so new at all. Embedded Magneto-Resistive Random Access Memory (eMRAM) emerged about two decades ago but is now undergoing an uplift in utilization thanks to its high capacity, high density, and ability to scale to lower geometries. In this blog post, we’ll take a closer look at how IoT and edge devices are creating shifts away from traditional memory technologies, why eMRAM is taking off now, and how Synopsys is helping to ease the process of designing with eMRAM.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- Flash Forward: MRAM and RRAM Bring Embedded Memory and Applications into the Future
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
Latest Blogs
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch