TSMC 40nm Yield Explained!
August 6, 2009
By far the most revealing session at the Design Automation Conference (DAC) last week was on Design for Manufacturing (DFM) entitled “DFM: Band-Aid or Competitive Weapon”. I first wrote about DFM in an EETimes article Taking the pain from design for manufacturability circa 2003, suggesting that companies who don’t design for manufacture will be Desperate For Money. John Cooley shortsightedly tagged DFM as Design For Marketing.
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related Blogs
- Blogging from Taiwan: TSMC and 40nm Yield
- TSMC explains 40nm yield problems, metal-gate stacks and why 100 per cent utilisation is bad
- Moore’s Law and 40nm Yield
- TSMC on 40nm and 28nm yield issues