The Road Ahead
The progress RISC-V has made in the past few years is amazing. The leap from being an ISA deployed for basic embedded cores to powering high performance applications in consumer products, datacenters, autonomous vehicles, and next generation wearables, has come faster and stronger than anyone anticipated. The RISC-V community has grown from a few dozen contributors to more than 3,900 members – spanning markets, applications, and geographies. The ISA has become foundational technology for the entire semiconductor industry, and we are now witnessing the beginning of a profound shift toward RISC-V. Some of the world’s largest and most influential technology companies have joined our ranks and further strengthened our ecosystem, a community which, over time, will rival all others. Qualcomm and Google’s recent announcement of their collaboration on a RISC-V based wearables platform that will power next generation Wear OS solutions is a groundbreaking milestone that will pave the way for more RISC-V products within the ecosystem. This further highlights the relevance and momentum of RISC-V’s unstoppable march.
RISC–V is clearly real, growing rapidly and here to stay!
At SiFive, we are urgently re-inventing computing. We have been driving the RISC-V transformation since its inception and our products are being integrated by the most talented designers, in the most innovative products, across the global semiconductor industry.
Smart, fast-growing businesses regularly pause to take a hard look at their priorities to ensure their strategies, workflows, capabilities, and people are fully aligned. After years of rapid growth, we looked at SiFive’s business and saw the need to realign our operations with the forward-looking objectives of the company. While preserving our nimbleness and close collaboration with customers, we identified a need to refocus our priorities and our resources on the most promising opportunities.
The resulting restructuring has created a lot of discussion and some misplaced speculation amongst the RISC‑V and semiconductor communities. I feel it is important to share our rationale with you.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related Blogs
- Securing The Road Ahead: MACsec Compliant For Automotive Use
- Apple and The Road Ahead to Building an x86 Processor
- Embedded Vision: The Road Ahead for Neural Networks and Five Likely Surprises
- Analog Bits Builds a Road to the Future at TSMC OIP
Latest Blogs
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer
- LPDDR6: The Next-Generation LPDDR Device Standard and How It Differs from LPDDR5
- MIPI MPHY 6.0: Enabling Next-Generation UFS Performance
- How Does Crocodile Dundee Relate to AI Inference?